Home
last modified time | relevance | path

Searched refs:CACHE64_POLSEL0_NS (Results 1 – 6 of 6) sorted by relevance

/hal_nxp-3.6.0/mcux/mcux-sdk/devices/LPC5534/
DLPC5534.h2416 #define CACHE64_POLSEL0_NS ((CACHE64_POLSEL_Type *)CACHE64_POLSEL0_BASE_NS) macro
2424 #define CACHE64_POLSEL_BASE_PTRS_NS { CACHE64_POLSEL0_NS }
/hal_nxp-3.6.0/mcux/mcux-sdk/devices/LPC5536/
DLPC5536.h2416 #define CACHE64_POLSEL0_NS ((CACHE64_POLSEL_Type *)CACHE64_POLSEL0_BASE_NS) macro
2424 #define CACHE64_POLSEL_BASE_PTRS_NS { CACHE64_POLSEL0_NS }
/hal_nxp-3.6.0/mcux/mcux-sdk/devices/MIMXRT533S/
DMIMXRT533S.h7767 #define CACHE64_POLSEL0_NS ((CACHE64_POLSEL_Type *)CACHE64_POLSEL0_BASE_NS) macro
7783 #define CACHE64_POLSEL_BASE_PTRS_NS { CACHE64_POLSEL0_NS, CACHE64_POLSEL1_NS }
/hal_nxp-3.6.0/mcux/mcux-sdk/devices/MIMXRT555S/
DMIMXRT555S.h7770 #define CACHE64_POLSEL0_NS ((CACHE64_POLSEL_Type *)CACHE64_POLSEL0_BASE_NS) macro
7786 #define CACHE64_POLSEL_BASE_PTRS_NS { CACHE64_POLSEL0_NS, CACHE64_POLSEL1_NS }
/hal_nxp-3.6.0/mcux/mcux-sdk/devices/MIMXRT595S/
DMIMXRT595S_cm33.h7771 #define CACHE64_POLSEL0_NS ((CACHE64_POLSEL_Type *)CACHE64_POLSEL0_BASE_NS) macro
7787 #define CACHE64_POLSEL_BASE_PTRS_NS { CACHE64_POLSEL0_NS, CACHE64_POLSEL1_NS }
/hal_nxp-3.6.0/mcux/mcux-sdk/devices/LPC55S36/
DLPC55S36.h2415 #define CACHE64_POLSEL0_NS ((CACHE64_POLSEL_Type *)CACHE64_POLSEL0_BASE_NS) macro
2423 #define CACHE64_POLSEL_BASE_PTRS_NS { CACHE64_POLSEL0_NS }