Home
last modified time | relevance | path

Searched refs:ADC_SEQ_CTRL_TRIGPOL_MASK (Results 1 – 25 of 28) sorted by relevance

12

/hal_nxp-3.6.0/mcux/mcux-sdk/drivers/lpc_adc/
Dfsl_adc.c404 tmp32 |= ADC_SEQ_CTRL_TRIGPOL_MASK; in ADC_SetConvSeqAConfig()
458 tmp32 |= ADC_SEQ_CTRL_TRIGPOL_MASK; in ADC_SetConvSeqBConfig()
/hal_nxp-3.6.0/mcux/mcux-sdk/devices/LPC802/
DLPC802.h412 #define ADC_SEQ_CTRL_TRIGPOL_MASK (0x40000U) macro
420 … (((uint32_t)(((uint32_t)(x)) << ADC_SEQ_CTRL_TRIGPOL_SHIFT)) & ADC_SEQ_CTRL_TRIGPOL_MASK)
/hal_nxp-3.6.0/mcux/mcux-sdk/devices/LPC804/
DLPC804.h400 #define ADC_SEQ_CTRL_TRIGPOL_MASK (0x40000U) macro
408 … (((uint32_t)(((uint32_t)(x)) << ADC_SEQ_CTRL_TRIGPOL_SHIFT)) & ADC_SEQ_CTRL_TRIGPOL_MASK)
/hal_nxp-3.6.0/mcux/mcux-sdk/devices/LPC832/
DLPC832.h318 #define ADC_SEQ_CTRL_TRIGPOL_MASK (0x40000U) macro
326 … (((uint32_t)(((uint32_t)(x)) << ADC_SEQ_CTRL_TRIGPOL_SHIFT)) & ADC_SEQ_CTRL_TRIGPOL_MASK)
/hal_nxp-3.6.0/mcux/mcux-sdk/devices/LPC822/
DLPC822.h462 #define ADC_SEQ_CTRL_TRIGPOL_MASK (0x40000U) macro
470 … (((uint32_t)(((uint32_t)(x)) << ADC_SEQ_CTRL_TRIGPOL_SHIFT)) & ADC_SEQ_CTRL_TRIGPOL_MASK)
/hal_nxp-3.6.0/mcux/mcux-sdk/devices/LPC824/
DLPC824.h462 #define ADC_SEQ_CTRL_TRIGPOL_MASK (0x40000U) macro
470 … (((uint32_t)(((uint32_t)(x)) << ADC_SEQ_CTRL_TRIGPOL_SHIFT)) & ADC_SEQ_CTRL_TRIGPOL_MASK)
/hal_nxp-3.6.0/mcux/mcux-sdk/devices/LPC834/
DLPC834.h318 #define ADC_SEQ_CTRL_TRIGPOL_MASK (0x40000U) macro
326 … (((uint32_t)(((uint32_t)(x)) << ADC_SEQ_CTRL_TRIGPOL_SHIFT)) & ADC_SEQ_CTRL_TRIGPOL_MASK)
/hal_nxp-3.6.0/mcux/mcux-sdk/devices/LPC844/
DLPC844.h493 #define ADC_SEQ_CTRL_TRIGPOL_MASK (0x40000U) macro
501 … (((uint32_t)(((uint32_t)(x)) << ADC_SEQ_CTRL_TRIGPOL_SHIFT)) & ADC_SEQ_CTRL_TRIGPOL_MASK)
/hal_nxp-3.6.0/mcux/mcux-sdk/devices/LPC845/
DLPC845.h493 #define ADC_SEQ_CTRL_TRIGPOL_MASK (0x40000U) macro
501 … (((uint32_t)(((uint32_t)(x)) << ADC_SEQ_CTRL_TRIGPOL_SHIFT)) & ADC_SEQ_CTRL_TRIGPOL_MASK)
/hal_nxp-3.6.0/mcux/mcux-sdk/devices/LPC51U68/
DLPC51U68.h358 #define ADC_SEQ_CTRL_TRIGPOL_MASK (0x40000U) macro
366 … (((uint32_t)(((uint32_t)(x)) << ADC_SEQ_CTRL_TRIGPOL_SHIFT)) & ADC_SEQ_CTRL_TRIGPOL_MASK)
/hal_nxp-3.6.0/mcux/mcux-sdk/devices/LPC54114/
DLPC54114_cm4.h315 #define ADC_SEQ_CTRL_TRIGPOL_MASK (0x40000U) macro
323 … (((uint32_t)(((uint32_t)(x)) << ADC_SEQ_CTRL_TRIGPOL_SHIFT)) & ADC_SEQ_CTRL_TRIGPOL_MASK)
DLPC54114_cm0plus.h304 #define ADC_SEQ_CTRL_TRIGPOL_MASK (0x40000U) macro
312 … (((uint32_t)(((uint32_t)(x)) << ADC_SEQ_CTRL_TRIGPOL_SHIFT)) & ADC_SEQ_CTRL_TRIGPOL_MASK)
/hal_nxp-3.6.0/mcux/mcux-sdk/devices/LPC54113/
DLPC54113.h316 #define ADC_SEQ_CTRL_TRIGPOL_MASK (0x40000U) macro
324 … (((uint32_t)(((uint32_t)(x)) << ADC_SEQ_CTRL_TRIGPOL_SHIFT)) & ADC_SEQ_CTRL_TRIGPOL_MASK)
/hal_nxp-3.6.0/mcux/mcux-sdk/devices/LPC54607/
DLPC54607.h417 #define ADC_SEQ_CTRL_TRIGPOL_MASK (0x40000U) macro
425 … (((uint32_t)(((uint32_t)(x)) << ADC_SEQ_CTRL_TRIGPOL_SHIFT)) & ADC_SEQ_CTRL_TRIGPOL_MASK)
/hal_nxp-3.6.0/mcux/mcux-sdk/devices/LPC54S005/
DLPC54S005.h411 #define ADC_SEQ_CTRL_TRIGPOL_MASK (0x40000U) macro
419 … (((uint32_t)(((uint32_t)(x)) << ADC_SEQ_CTRL_TRIGPOL_SHIFT)) & ADC_SEQ_CTRL_TRIGPOL_MASK)
/hal_nxp-3.6.0/mcux/mcux-sdk/devices/LPC54005/
DLPC54005.h416 #define ADC_SEQ_CTRL_TRIGPOL_MASK (0x40000U) macro
424 … (((uint32_t)(((uint32_t)(x)) << ADC_SEQ_CTRL_TRIGPOL_SHIFT)) & ADC_SEQ_CTRL_TRIGPOL_MASK)
/hal_nxp-3.6.0/mcux/mcux-sdk/devices/LPC54605/
DLPC54605.h420 #define ADC_SEQ_CTRL_TRIGPOL_MASK (0x40000U) macro
428 … (((uint32_t)(((uint32_t)(x)) << ADC_SEQ_CTRL_TRIGPOL_SHIFT)) & ADC_SEQ_CTRL_TRIGPOL_MASK)
/hal_nxp-3.6.0/mcux/mcux-sdk/devices/LPC54616/
DLPC54616.h418 #define ADC_SEQ_CTRL_TRIGPOL_MASK (0x40000U) macro
426 … (((uint32_t)(((uint32_t)(x)) << ADC_SEQ_CTRL_TRIGPOL_SHIFT)) & ADC_SEQ_CTRL_TRIGPOL_MASK)
/hal_nxp-3.6.0/mcux/mcux-sdk/devices/LPC54016/
DLPC54016.h418 #define ADC_SEQ_CTRL_TRIGPOL_MASK (0x40000U) macro
426 … (((uint32_t)(((uint32_t)(x)) << ADC_SEQ_CTRL_TRIGPOL_SHIFT)) & ADC_SEQ_CTRL_TRIGPOL_MASK)
/hal_nxp-3.6.0/mcux/mcux-sdk/devices/LPC54606/
DLPC54606.h420 #define ADC_SEQ_CTRL_TRIGPOL_MASK (0x40000U) macro
428 … (((uint32_t)(((uint32_t)(x)) << ADC_SEQ_CTRL_TRIGPOL_SHIFT)) & ADC_SEQ_CTRL_TRIGPOL_MASK)
/hal_nxp-3.6.0/mcux/mcux-sdk/devices/LPC54628/
DLPC54628.h414 #define ADC_SEQ_CTRL_TRIGPOL_MASK (0x40000U) macro
422 … (((uint32_t)(((uint32_t)(x)) << ADC_SEQ_CTRL_TRIGPOL_SHIFT)) & ADC_SEQ_CTRL_TRIGPOL_MASK)
/hal_nxp-3.6.0/mcux/mcux-sdk/devices/LPC54618/
DLPC54618.h416 #define ADC_SEQ_CTRL_TRIGPOL_MASK (0x40000U) macro
424 … (((uint32_t)(((uint32_t)(x)) << ADC_SEQ_CTRL_TRIGPOL_SHIFT)) & ADC_SEQ_CTRL_TRIGPOL_MASK)
/hal_nxp-3.6.0/mcux/mcux-sdk/devices/LPC54S016/
DLPC54S016.h413 #define ADC_SEQ_CTRL_TRIGPOL_MASK (0x40000U) macro
421 … (((uint32_t)(((uint32_t)(x)) << ADC_SEQ_CTRL_TRIGPOL_SHIFT)) & ADC_SEQ_CTRL_TRIGPOL_MASK)
/hal_nxp-3.6.0/mcux/mcux-sdk/devices/LPC54608/
DLPC54608.h416 #define ADC_SEQ_CTRL_TRIGPOL_MASK (0x40000U) macro
424 … (((uint32_t)(((uint32_t)(x)) << ADC_SEQ_CTRL_TRIGPOL_SHIFT)) & ADC_SEQ_CTRL_TRIGPOL_MASK)
/hal_nxp-3.6.0/mcux/mcux-sdk/devices/LPC54S018M/
DLPC54S018M.h411 #define ADC_SEQ_CTRL_TRIGPOL_MASK (0x40000U) macro
419 … (((uint32_t)(((uint32_t)(x)) << ADC_SEQ_CTRL_TRIGPOL_SHIFT)) & ADC_SEQ_CTRL_TRIGPOL_MASK)

12