Home
last modified time | relevance | path

Searched refs:chnlNumber (Results 1 – 6 of 6) sorted by relevance

/hal_nxp-3.5.0/mcux/mcux-sdk/drivers/ftm/
Dfsl_ftm.c93 uint8_t chnlNumber = 0; in FTM_SetPwmSync() local
104 …for (chnlNumber = 0; chnlNumber < ((uint8_t)FSL_FEATURE_FTM_CHANNEL_COUNTn(base) / 2U); chnlNumber… in FTM_SetPwmSync()
107 reg |= (1UL << (FTM_COMBINE_SYNCEN0_SHIFT + (FTM_COMBINE_COMBINE1_SHIFT * chnlNumber))); in FTM_SetPwmSync()
161 uint32_t chnlNumber = 0; in FTM_SetReloadPoints() local
172 for (chnlNumber = 0; chnlNumber < ((uint32_t)chnlCount / 2U); chnlNumber++) in FTM_SetReloadPoints()
175 reg |= (1UL << (FTM_COMBINE_SYNCEN0_SHIFT + (FTM_COMBINE_COMBINE1_SHIFT * chnlNumber))); in FTM_SetReloadPoints()
467 if (((uint8_t)chnlParams->chnlNumber >= (uint8_t)FSL_FEATURE_FTM_CHANNEL_COUNTn(base)) || in FTM_SetupPwm()
491 reg = base->CONTROLS[chnlParams->chnlNumber].CnSC; in FTM_SetupPwm()
501 base->CONTROLS[chnlParams->chnlNumber].CnSC = reg; in FTM_SetupPwm()
503 base->CONTROLS[chnlParams->chnlNumber].CnV = cnv; in FTM_SetupPwm()
[all …]
Dfsl_ftm.h74 ftm_chnl_t chnlNumber; /*!< The channel/channel pair number. member
95 ftm_chnl_t chnlNumber; /*!< The channel/channel pair number. member
504 ftm_chnl_t chnlNumber,
516 void FTM_UpdateChnlEdgeLevelSelect(FTM_Type *base, ftm_chnl_t chnlNumber, uint8_t level);
553 ftm_chnl_t chnlNumber,
569 ftm_chnl_t chnlNumber,
720 static inline uint32_t FTM_GetInputCaptureValue(FTM_Type *base, ftm_chnl_t chnlNumber) in FTM_GetInputCaptureValue() argument
722 return (base->CONTROLS[chnlNumber].CnV & FTM_CnV_VAL_MASK); in FTM_GetInputCaptureValue()
772 static inline void FTM_SetSoftwareCtrlEnable(FTM_Type *base, ftm_chnl_t chnlNumber, bool value) in FTM_SetSoftwareCtrlEnable() argument
776 base->SWOCTRL |= (1UL << (uint32_t)chnlNumber); in FTM_SetSoftwareCtrlEnable()
[all …]
/hal_nxp-3.5.0/mcux/mcux-sdk/drivers/tpm/
Dfsl_tpm.h105 tpm_chnl_t chnlNumber; /*!< TPM channel to configure. member
465 tpm_chnl_t chnlNumber,
481 void TPM_UpdateChnlEdgeLevelSelect(TPM_Type *base, tpm_chnl_t chnlNumber, uint8_t level);
493 static inline uint8_t TPM_GetChannelContorlBits(TPM_Type *base, tpm_chnl_t chnlNumber) in TPM_GetChannelContorlBits() argument
495 return (uint8_t)(base->CONTROLS[chnlNumber].CnSC & in TPM_GetChannelContorlBits()
507 static inline void TPM_DisableChannel(TPM_Type *base, tpm_chnl_t chnlNumber) in TPM_DisableChannel() argument
512 base->CONTROLS[chnlNumber].CnSC &= in TPM_DisableChannel()
522 } while (0U != (base->CONTROLS[chnlNumber].CnSC & in TPM_DisableChannel()
536 static inline void TPM_EnableChannel(TPM_Type *base, tpm_chnl_t chnlNumber, uint8_t control) in TPM_EnableChannel() argument
545 base->CONTROLS[chnlNumber].CnSC = in TPM_EnableChannel()
[all …]
Dfsl_tpm.c293 chnlId = (uint8_t)chnlParams.chnlNumber; in TPM_SetupSinglePwmChannel()
579 tpm_chnl_t chnlNumber, in TPM_UpdatePwmDutycycle() argument
585 uint8_t chnlId = (uint8_t)chnlNumber; in TPM_UpdatePwmDutycycle()
708 void TPM_UpdateChnlEdgeLevelSelect(TPM_Type *base, tpm_chnl_t chnlNumber, uint8_t level) in TPM_UpdateChnlEdgeLevelSelect() argument
710 assert(((uint8_t)chnlNumber < (uint8_t)FSL_FEATURE_TPM_CHANNEL_COUNTn(base)) && in TPM_UpdateChnlEdgeLevelSelect()
713 uint8_t control = TPM_GetChannelContorlBits(base, chnlNumber); in TPM_UpdateChnlEdgeLevelSelect()
716 TPM_DisableChannel(base, chnlNumber); in TPM_UpdateChnlEdgeLevelSelect()
723 TPM_EnableChannel(base, chnlNumber, control); in TPM_UpdateChnlEdgeLevelSelect()
736 void TPM_SetupInputCapture(TPM_Type *base, tpm_chnl_t chnlNumber, tpm_input_capture_edge_t captureM… in TPM_SetupInputCapture() argument
738 assert(((uint8_t)chnlNumber < (uint8_t)FSL_FEATURE_TPM_CHANNEL_COUNTn(base)) && in TPM_SetupInputCapture()
[all …]
/hal_nxp-3.5.0/mcux/mcux-sdk/components/pwm/
Dfsl_adapter_pwm_ftm.c93 .chnlNumber = (ftm_chnl_t)channel, in HAL_PwmSetupPwm()
Dfsl_adapter_pwm_tpm.c91 .chnlNumber = (tpm_chnl_t)channel, in HAL_PwmSetupPwm()