Home
last modified time | relevance | path

Searched refs:TMU_TRATSR_TEMP_MASK (Results 1 – 24 of 24) sorted by relevance

/hal_nxp-3.5.0/mcux/mcux-sdk/drivers/tmu_1/
Dfsl_tmu.c156 *temperature = (TMU_TRATSR_TEMP_MASK & base->TRATSR) >> TMU_TRATSR_TEMP_SHIFT; in TMU_GetAverageTemperature()
/hal_nxp-3.5.0/s32/drivers/s32ze/BaseNXP/header/
DS32Z2_TMU.h534 #define TMU_TRATSR_TEMP_MASK (0x1FFU) macro
537 … (((uint32_t)(((uint32_t)(x)) << TMU_TRATSR_TEMP_SHIFT)) & TMU_TRATSR_TEMP_MASK)
/hal_nxp-3.5.0/mcux/mcux-sdk/drivers/tmu/
Dfsl_tmu.c380 … *temperature = (TMU_TRATSR_TEMP_MASK & base->TRTSR[siteIndex].TRATSR) >> TMU_TRATSR_TEMP_SHIFT; in TMU_GetAverageTemperature()
/hal_nxp-3.5.0/mcux/mcux-sdk/devices/MIMX8MN3/
DMIMX8MN3_cm7.h50266 #define TMU_TRATSR_TEMP_MASK (0xFFU) macro
50268 … (((uint32_t)(((uint32_t)(x)) << TMU_TRATSR_TEMP_SHIFT)) & TMU_TRATSR_TEMP_MASK)
/hal_nxp-3.5.0/mcux/mcux-sdk/devices/MIMX8MN2/
DMIMX8MN2_cm7.h50264 #define TMU_TRATSR_TEMP_MASK (0xFFU) macro
50266 … (((uint32_t)(((uint32_t)(x)) << TMU_TRATSR_TEMP_SHIFT)) & TMU_TRATSR_TEMP_MASK)
/hal_nxp-3.5.0/mcux/mcux-sdk/devices/MIMX8MN1/
DMIMX8MN1_cm7.h50266 #define TMU_TRATSR_TEMP_MASK (0xFFU) macro
50268 … (((uint32_t)(((uint32_t)(x)) << TMU_TRATSR_TEMP_SHIFT)) & TMU_TRATSR_TEMP_MASK)
/hal_nxp-3.5.0/mcux/mcux-sdk/devices/MIMX8MN6/
DMIMX8MN6_ca53.h50278 #define TMU_TRATSR_TEMP_MASK (0xFFU) macro
50280 … (((uint32_t)(((uint32_t)(x)) << TMU_TRATSR_TEMP_SHIFT)) & TMU_TRATSR_TEMP_MASK)
DMIMX8MN6_cm7.h50264 #define TMU_TRATSR_TEMP_MASK (0xFFU) macro
50266 … (((uint32_t)(((uint32_t)(x)) << TMU_TRATSR_TEMP_SHIFT)) & TMU_TRATSR_TEMP_MASK)
/hal_nxp-3.5.0/mcux/mcux-sdk/devices/MIMX8MN5/
DMIMX8MN5_cm7.h50266 #define TMU_TRATSR_TEMP_MASK (0xFFU) macro
50268 … (((uint32_t)(((uint32_t)(x)) << TMU_TRATSR_TEMP_SHIFT)) & TMU_TRATSR_TEMP_MASK)
/hal_nxp-3.5.0/mcux/mcux-sdk/devices/MIMX8MN4/
DMIMX8MN4_cm7.h50264 #define TMU_TRATSR_TEMP_MASK (0xFFU) macro
50266 … (((uint32_t)(((uint32_t)(x)) << TMU_TRATSR_TEMP_SHIFT)) & TMU_TRATSR_TEMP_MASK)
/hal_nxp-3.5.0/mcux/mcux-sdk/devices/MIMX8MQ5/
DMIMX8MQ5_cm4.h53415 #define TMU_TRATSR_TEMP_MASK (0xFFU) macro
53417 … (((uint32_t)(((uint32_t)(x)) << TMU_TRATSR_TEMP_SHIFT)) & TMU_TRATSR_TEMP_MASK)
/hal_nxp-3.5.0/mcux/mcux-sdk/devices/MIMX8MQ7/
DMIMX8MQ7_cm4.h55588 #define TMU_TRATSR_TEMP_MASK (0xFFU) macro
55590 … (((uint32_t)(((uint32_t)(x)) << TMU_TRATSR_TEMP_SHIFT)) & TMU_TRATSR_TEMP_MASK)
/hal_nxp-3.5.0/mcux/mcux-sdk/devices/MIMX8MQ6/
DMIMX8MQ6_cm4.h55588 #define TMU_TRATSR_TEMP_MASK (0xFFU) macro
55590 … (((uint32_t)(((uint32_t)(x)) << TMU_TRATSR_TEMP_SHIFT)) & TMU_TRATSR_TEMP_MASK)
/hal_nxp-3.5.0/mcux/mcux-sdk/devices/MIMX8MD6/
DMIMX8MD6_cm4.h55588 #define TMU_TRATSR_TEMP_MASK (0xFFU) macro
55590 … (((uint32_t)(((uint32_t)(x)) << TMU_TRATSR_TEMP_SHIFT)) & TMU_TRATSR_TEMP_MASK)
/hal_nxp-3.5.0/mcux/mcux-sdk/devices/MIMX8MD7/
DMIMX8MD7_cm4.h55588 #define TMU_TRATSR_TEMP_MASK (0xFFU) macro
55590 … (((uint32_t)(((uint32_t)(x)) << TMU_TRATSR_TEMP_SHIFT)) & TMU_TRATSR_TEMP_MASK)
/hal_nxp-3.5.0/mcux/mcux-sdk/devices/MIMX8MM2/
DMIMX8MM2_cm4.h69082 #define TMU_TRATSR_TEMP_MASK (0xFFU) macro
69084 … (((uint32_t)(((uint32_t)(x)) << TMU_TRATSR_TEMP_SHIFT)) & TMU_TRATSR_TEMP_MASK)
/hal_nxp-3.5.0/mcux/mcux-sdk/devices/MIMX8MM1/
DMIMX8MM1_cm4.h69082 #define TMU_TRATSR_TEMP_MASK (0xFFU) macro
69084 … (((uint32_t)(((uint32_t)(x)) << TMU_TRATSR_TEMP_SHIFT)) & TMU_TRATSR_TEMP_MASK)
/hal_nxp-3.5.0/mcux/mcux-sdk/devices/MIMX8MM3/
DMIMX8MM3_cm4.h69082 #define TMU_TRATSR_TEMP_MASK (0xFFU) macro
69084 … (((uint32_t)(((uint32_t)(x)) << TMU_TRATSR_TEMP_SHIFT)) & TMU_TRATSR_TEMP_MASK)
/hal_nxp-3.5.0/mcux/mcux-sdk/devices/MIMX8MM4/
DMIMX8MM4_cm4.h69082 #define TMU_TRATSR_TEMP_MASK (0xFFU) macro
69084 … (((uint32_t)(((uint32_t)(x)) << TMU_TRATSR_TEMP_SHIFT)) & TMU_TRATSR_TEMP_MASK)
/hal_nxp-3.5.0/mcux/mcux-sdk/devices/MIMX8MM5/
DMIMX8MM5_cm4.h69082 #define TMU_TRATSR_TEMP_MASK (0xFFU) macro
69084 … (((uint32_t)(((uint32_t)(x)) << TMU_TRATSR_TEMP_SHIFT)) & TMU_TRATSR_TEMP_MASK)
/hal_nxp-3.5.0/mcux/mcux-sdk/devices/MIMX8MM6/
DMIMX8MM6_cm4.h69082 #define TMU_TRATSR_TEMP_MASK (0xFFU) macro
69084 … (((uint32_t)(((uint32_t)(x)) << TMU_TRATSR_TEMP_SHIFT)) & TMU_TRATSR_TEMP_MASK)
DMIMX8MM6_ca53.h68547 #define TMU_TRATSR_TEMP_MASK (0xFFU) macro
68549 … (((uint32_t)(((uint32_t)(x)) << TMU_TRATSR_TEMP_SHIFT)) & TMU_TRATSR_TEMP_MASK)
/hal_nxp-3.5.0/mcux/mcux-sdk/devices/MIMX9352/
DMIMX9352_cm33.h97713 #define TMU_TRATSR_TEMP_MASK (0x1FFU) macro
97717 … TMU_TRATSR_TEMP(x) (((uint32_t)(((uint32_t)(x)) << TMU_TRATSR_TEMP_SHIFT)) & TMU_TRATSR_TEMP_MASK)
DMIMX9352_ca55.h85390 #define TMU_TRATSR_TEMP_MASK (0x1FFU) macro
85394 … (((uint32_t)(((uint32_t)(x)) << TMU_TRATSR_TEMP_SHIFT)) & TMU_TRATSR_TEMP_MASK)