| /hal_nxp-3.5.0/s32/drivers/s32k3/Fls/include/ |
| D | Qspi_Ip_Controller.h | 103 #define Qspi_Ip_WriteLuts(Instance, StartLutRegister, Data, Size) \ argument
104 … OsIf_Trusted_Call4params(Qspi_Ip_WriteLuts_Privileged, Instance, StartLutRegister, Data, Size)
110 #define Qspi_Ip_WriteLuts(Instance, StartLutRegister, Data, Size) \
111 Qspi_Ip_WriteLuts_Privileged(Instance, StartLutRegister, Data, Size)
190 uint8 Size
|
| D | Qspi_Ip_HwAccess.h | 555 uint16 Size, in Qspi_Ip_SetAhbBuf0() argument
559 BaseAddr->BUF0CR = QuadSPI_BUF0CR_ADATSZ((uint32)Size >> 3U) in Qspi_Ip_SetAhbBuf0()
568 uint16 Size, in Qspi_Ip_SetAhbBuf1() argument
572 BaseAddr->BUF1CR = QuadSPI_BUF1CR_ADATSZ((uint32)Size >> 3U) in Qspi_Ip_SetAhbBuf1()
581 uint16 Size, in Qspi_Ip_SetAhbBuf2() argument
585 BaseAddr->BUF2CR = QuadSPI_BUF2CR_ADATSZ((uint32)Size >> 3U) in Qspi_Ip_SetAhbBuf2()
594 uint16 Size, in Qspi_Ip_SetAhbBuf3() argument
599 BaseAddr->BUF3CR = QuadSPI_BUF3CR_ADATSZ((uint32)Size >> 3U) in Qspi_Ip_SetAhbBuf3()
|
| D | Qspi_Ip_TrustedFunctions.h | 87 uint8 Size
|
| /hal_nxp-3.5.0/mcux/mcux-sdk/CMSIS/Include/ |
| D | mpu_armv7.h | 103 #define ARM_MPU_RASR_EX(DisableExec, AccessPermission, AccessAttributes, SubRegionDisable, Size) … argument
108 … (((Size) << MPU_RASR_SIZE_Pos) & MPU_RASR_SIZE_Msk) | \
123 …, AccessPermission, TypeExtField, IsShareable, IsCacheable, IsBufferable, SubRegionDisable, Size) \ argument
124 …ion, ARM_MPU_ACCESS_(TypeExtField, IsShareable, IsCacheable, IsBufferable), SubRegionDisable, Size)
|
| /hal_nxp-3.5.0/mcux/mcux-sdk/CMSIS/Core/Include/ |
| D | mpu_armv7.h | 103 #define ARM_MPU_RASR_EX(DisableExec, AccessPermission, AccessAttributes, SubRegionDisable, Size) … argument
108 … (((Size) << MPU_RASR_SIZE_Pos) & MPU_RASR_SIZE_Msk) | \
123 …, AccessPermission, TypeExtField, IsShareable, IsCacheable, IsBufferable, SubRegionDisable, Size) \ argument
124 …ion, ARM_MPU_ACCESS_(TypeExtField, IsShareable, IsCacheable, IsBufferable), SubRegionDisable, Size)
|
| /hal_nxp-3.5.0/s32/drivers/s32k3/Fls/src/ |
| D | Qspi_Ip_Controller.c | 1221 uint8 Size in Qspi_Ip_WriteLuts_Privileged() argument
1226 DEV_ASSERT_QSPI(Size <= FEATURE_QSPI_LUT_SEQUENCE_SIZE); in Qspi_Ip_WriteLuts_Privileged()
1227 DEV_ASSERT_QSPI((StartLutRegister + Size) <= QuadSPI_LUT_COUNT); in Qspi_Ip_WriteLuts_Privileged()
1232 for (Idx = 0U; Idx < Size; Idx++) in Qspi_Ip_WriteLuts_Privileged()
|
| /hal_nxp-3.5.0/s32/drivers/s32k3/Eth_GMAC/src/ |
| D | Gmac_Ip.c | 268 static uint32 Gmac_Ip_ComputeCRC32(const uint8 *Mac, uint8 Size);
333 static uint32 Gmac_Ip_ComputeCRC32(const uint8 *Mac, uint8 Size) in Gmac_Ip_ComputeCRC32() argument
338 for (i = 0; i < Size; i++) in Gmac_Ip_ComputeCRC32()
|
