Home
last modified time | relevance | path

Searched refs:SCG_APLLDIV_APLLDIV1_VAL (Results 1 – 2 of 2) sorted by relevance

/hal_nxp-3.5.0/mcux/mcux-sdk/devices/MCIMX7U5/drivers/
Dfsl_clock.c92 #define SCG_APLLDIV_APLLDIV1_VAL ((SCG->APLLDIV & SCG_APLLDIV_APLLDIV1_MASK) >> SCG_APLLDIV_APLLDIV… macro
1269 divider = SCG_APLLDIV_APLLDIV1_VAL; in CLOCK_GetAuxPllAsyncFreq()
/hal_nxp-3.5.0/mcux/mcux-sdk/devices/MCIMX7U3/drivers/
Dfsl_clock.c92 #define SCG_APLLDIV_APLLDIV1_VAL ((SCG->APLLDIV & SCG_APLLDIV_APLLDIV1_MASK) >> SCG_APLLDIV_APLLDIV… macro
1269 divider = SCG_APLLDIV_APLLDIV1_VAL; in CLOCK_GetAuxPllAsyncFreq()