Home
last modified time | relevance | path

Searched refs:LIMIT (Results 1 – 25 of 72) sorted by relevance

123

/hal_nxp-3.5.0/mcux/mcux-sdk/CMSIS/Include/
Dmpu_armv8.h99 #define ARM_MPU_RLAR(LIMIT, IDX) \ argument
100 ((LIMIT & MPU_RLAR_LIMIT_Msk) | \
111 #define ARM_MPU_RLAR_PXN(LIMIT, PXN, IDX) \ argument
112 ((LIMIT & MPU_RLAR_LIMIT_Msk) | \
/hal_nxp-3.5.0/mcux/mcux-sdk/CMSIS/Core/Include/
Dmpu_armv8.h99 #define ARM_MPU_RLAR(LIMIT, IDX) \ argument
100 (((LIMIT) & MPU_RLAR_LIMIT_Msk) | \
111 #define ARM_MPU_RLAR_PXN(LIMIT, PXN, IDX) \ argument
112 (((LIMIT) & MPU_RLAR_LIMIT_Msk) | \
/hal_nxp-3.5.0/mcux/mcux-sdk/drivers/sctimer/
Dfsl_sctimer.h950 base->LIMIT |= SCT_LIMIT_LIMMSK_H(1UL << event); in SCTIMER_SetupCounterLimitAction()
956 base->LIMIT |= SCT_LIMIT_LIMMSK_L(1UL << event); in SCTIMER_SetupCounterLimitAction()
/hal_nxp-3.5.0/mcux/mcux-sdk/devices/LPC811/
DLPC811.h2580 …__IO uint32_t LIMIT; /**< SCT limit event select register, offset: 0x8… member
/hal_nxp-3.5.0/mcux/mcux-sdk/devices/LPC810/
DLPC810.h2580 …__IO uint32_t LIMIT; /**< SCT limit event select register, offset: 0x8… member
/hal_nxp-3.5.0/mcux/mcux-sdk/devices/LPC812/
DLPC812.h2584 …__IO uint32_t LIMIT; /**< SCT limit event select register, offset: 0x8… member
/hal_nxp-3.5.0/mcux/mcux-sdk/devices/LPC834/
DLPC834.h4005 …__IO uint32_t LIMIT; /**< SCT limit event select register, offset: 0x8… member
/hal_nxp-3.5.0/mcux/mcux-sdk/devices/LPC824/
DLPC824.h4161 …__IO uint32_t LIMIT; /**< SCT limit event select register, offset: 0x8… member
/hal_nxp-3.5.0/mcux/mcux-sdk/devices/LPC822/
DLPC822.h4161 …__IO uint32_t LIMIT; /**< SCT limit event select register, offset: 0x8… member
/hal_nxp-3.5.0/mcux/mcux-sdk/devices/LPC832/
DLPC832.h4005 …__IO uint32_t LIMIT; /**< SCT limit event select register, offset: 0x8… member
/hal_nxp-3.5.0/mcux/mcux-sdk/devices/LPC844/
DLPC844.h4634 …__IO uint32_t LIMIT; /**< SCT limit event select register, offset: 0x8… member
/hal_nxp-3.5.0/mcux/mcux-sdk/devices/LPC845/
DLPC845.h5158 …__IO uint32_t LIMIT; /**< SCT limit event select register, offset: 0x8… member
/hal_nxp-3.5.0/mcux/mcux-sdk/devices/LPC51U68/
DLPC51U68.h5473 …__IO uint32_t LIMIT; /**< SCT limit event select register, offset: 0x8… member
/hal_nxp-3.5.0/mcux/mcux-sdk/devices/LPC54114/
DLPC54114_cm0plus.h5776 …__IO uint32_t LIMIT; /**< SCT limit event select register, offset: 0x8… member
DLPC54114_cm4.h5787 …__IO uint32_t LIMIT; /**< SCT limit event select register, offset: 0x8… member
/hal_nxp-3.5.0/mcux/mcux-sdk/devices/LPC54113/
DLPC54113.h5788 …__IO uint32_t LIMIT; /**< SCT limit event select register, offset: 0x8… member
/hal_nxp-3.5.0/mcux/mcux-sdk/devices/LPC54005/
DLPC54005.h7263 …__IO uint32_t LIMIT; /**< SCT limit event select register, offset: 0x8… member
/hal_nxp-3.5.0/mcux/mcux-sdk/devices/LPC54607/
DLPC54607.h8240 …__IO uint32_t LIMIT; /**< SCT limit event select register, offset: 0x8… member
/hal_nxp-3.5.0/mcux/mcux-sdk/devices/LPC54605/
DLPC54605.h7596 …__IO uint32_t LIMIT; /**< SCT limit event select register, offset: 0x8… member
/hal_nxp-3.5.0/mcux/mcux-sdk/devices/LPC54S005/
DLPC54S005.h8055 …__IO uint32_t LIMIT; /**< SCT limit event select register, offset: 0x8… member
/hal_nxp-3.5.0/mcux/mcux-sdk/devices/LPC54616/
DLPC54616.h11819 …__IO uint32_t LIMIT; /**< SCT limit event select register, offset: 0x8… member
/hal_nxp-3.5.0/mcux/mcux-sdk/devices/LPC54016/
DLPC54016.h10882 …__IO uint32_t LIMIT; /**< SCT limit event select register, offset: 0x8… member
/hal_nxp-3.5.0/mcux/mcux-sdk/devices/LPC54606/
DLPC54606.h11744 …__IO uint32_t LIMIT; /**< SCT limit event select register, offset: 0x8… member
/hal_nxp-3.5.0/mcux/mcux-sdk/devices/LPC54618/
DLPC54618.h12464 …__IO uint32_t LIMIT; /**< SCT limit event select register, offset: 0x8… member
/hal_nxp-3.5.0/mcux/mcux-sdk/devices/LPC54018M/
DLPC54018M.h12156 …__IO uint32_t LIMIT; /**< SCT limit event select register, offset: 0x8… member

123