Home
last modified time | relevance | path

Searched refs:Fsafe (Results 1 – 2 of 2) sorted by relevance

/hal_nxp-3.5.0/s32/drivers/s32k3/Mcu/src/
DClock_Ip_ProgFreqSwitch.c174 uint32 Fsafe = 0U; in Clock_Ip_CgmXPcfsSdurDivcDiveDivs() local
204Fsafe = (*Clock_Ip_pxConfig->ConfiguredFrequencies)[Clock_Ip_FreqIds[FIRC_CLK]].ConfiguredFrequenc… in Clock_Ip_CgmXPcfsSdurDivcDiveDivs()
211 CLOCK_IP_DEV_ASSERT(Fsafe != 0U); in Clock_Ip_CgmXPcfsSdurDivcDiveDivs()
242 …Var1 = 256U + ((CLOCK_IP_CONSTANT_2048000 * Finput) / (Fsafe * Rate)) - (CLOCK_IP_CONSTANT_2048000… in Clock_Ip_CgmXPcfsSdurDivcDiveDivs()
269 Sdur = Config->StepDuration * Fsafe; in Clock_Ip_CgmXPcfsSdurDivcDiveDivs()
273 DivEndValue = (Finput * 1000U / Fsafe) - 1U; in Clock_Ip_CgmXPcfsSdurDivcDiveDivs()
288 (void)Fsafe; in Clock_Ip_CgmXPcfsSdurDivcDiveDivs()
/hal_nxp-3.5.0/s32/drivers/s32ze/Mcu/src/
DClock_Ip_ProgFreqSwitch.c166 uint32 Fsafe = 0U; in Clock_Ip_CgmXPcfsSdurDivcDiveDivs() local
191Fsafe = Clock_Ip_pxConfig->ConfiguredFrequencies[Clock_Ip_FreqIds[FIRC_CLK]].ConfiguredFrequencyVa… in Clock_Ip_CgmXPcfsSdurDivcDiveDivs()
198 CLOCK_IP_DEV_ASSERT(Fsafe != 0U); in Clock_Ip_CgmXPcfsSdurDivcDiveDivs()
229 …Var1 = 256U + ((CLOCK_IP_CONSTANT_2048000 * Finput) / (Fsafe * Rate)) - (CLOCK_IP_CONSTANT_2048000… in Clock_Ip_CgmXPcfsSdurDivcDiveDivs()
256 Sdur = Config->StepDuration * Fsafe; in Clock_Ip_CgmXPcfsSdurDivcDiveDivs()
260 DivEndValue = (Finput * 1000U / Fsafe) - 1U; in Clock_Ip_CgmXPcfsSdurDivcDiveDivs()