Home
last modified time | relevance | path

Searched refs:DMA0_TRIG2_PIO1_15 (Results 1 – 7 of 7) sorted by relevance

/hal_nxp-3.5.0/dts/nxp/lpc/
DLPC51U68JBD64-pinctrl.h1411 #define DMA0_TRIG2_PIO1_15 IOCON_MUX(47, IOCON_TYPE_D, 0) /* PIO1_15 */ macro
DLPC54114J256BD64-pinctrl.h1605 #define DMA0_TRIG2_PIO1_15 IOCON_MUX(47, IOCON_TYPE_D, 0) /* PIO1_15 */ macro
/hal_nxp-3.5.0/dts/nxp/nxp_imx/rt/
DMIMXRT685SFAWBR-pinctrl.h3464 #define DMA0_TRIG2_PIO1_15 IOPCTL_MUX(47, 0) /* PIO1_15 */ macro
DMIMXRT595SFAWC-pinctrl.h4027 #define DMA0_TRIG2_PIO1_15 IOPCTL_MUX(47, 0) /* PIO1_15 */ macro
DMIMXRT595SFFOC-pinctrl.h4049 #define DMA0_TRIG2_PIO1_15 IOPCTL_MUX(47, 0) /* PIO1_15 */ macro
DMIMXRT685SFFOB-pinctrl.h4205 #define DMA0_TRIG2_PIO1_15 IOPCTL_MUX(47, 0) /* PIO1_15 */ macro
DMIMXRT685SFVKB-pinctrl.h4205 #define DMA0_TRIG2_PIO1_15 IOPCTL_MUX(47, 0) /* PIO1_15 */ macro