Home
last modified time | relevance | path

Searched refs:CTIMER_EMR_EMC0_MASK (Results 1 – 25 of 55) sorted by relevance

123

/hal_nxp-3.5.0/mcux/mcux-sdk/drivers/ctimer/
Dfsl_ctimer.c401 reg &= ~(((uint32_t)CTIMER_EMR_EMC0_MASK) << ((uint32_t)matchChannel * 2U)); in CTIMER_SetupMatch()
/hal_nxp-3.5.0/mcux/mcux-sdk/devices/LPC802/
DLPC802.h1482 #define CTIMER_EMR_EMC0_MASK (0x30U) macro
1490 … (((uint32_t)(((uint32_t)(x)) << CTIMER_EMR_EMC0_SHIFT)) & CTIMER_EMR_EMC0_MASK)
/hal_nxp-3.5.0/mcux/mcux-sdk/devices/LPC804/
DLPC804.h1864 #define CTIMER_EMR_EMC0_MASK (0x30U) macro
1872 … (((uint32_t)(((uint32_t)(x)) << CTIMER_EMR_EMC0_SHIFT)) & CTIMER_EMR_EMC0_MASK)
/hal_nxp-3.5.0/mcux/mcux-sdk/devices/LPC844/
DLPC844.h1583 #define CTIMER_EMR_EMC0_MASK (0x30U) macro
1591 … (((uint32_t)(((uint32_t)(x)) << CTIMER_EMR_EMC0_SHIFT)) & CTIMER_EMR_EMC0_MASK)
/hal_nxp-3.5.0/mcux/mcux-sdk/devices/LPC845/
DLPC845.h1989 #define CTIMER_EMR_EMC0_MASK (0x30U) macro
1997 … (((uint32_t)(((uint32_t)(x)) << CTIMER_EMR_EMC0_SHIFT)) & CTIMER_EMR_EMC0_MASK)
/hal_nxp-3.5.0/mcux/mcux-sdk/devices/LPC51U68/
DLPC51U68.h1591 #define CTIMER_EMR_EMC0_MASK (0x30U) macro
1599 … (((uint32_t)(((uint32_t)(x)) << CTIMER_EMR_EMC0_SHIFT)) & CTIMER_EMR_EMC0_MASK)
/hal_nxp-3.5.0/mcux/mcux-sdk/devices/LPC54114/
DLPC54114_cm0plus.h1547 #define CTIMER_EMR_EMC0_MASK (0x30U) macro
1555 … (((uint32_t)(((uint32_t)(x)) << CTIMER_EMR_EMC0_SHIFT)) & CTIMER_EMR_EMC0_MASK)
DLPC54114_cm4.h1558 #define CTIMER_EMR_EMC0_MASK (0x30U) macro
1566 … (((uint32_t)(((uint32_t)(x)) << CTIMER_EMR_EMC0_SHIFT)) & CTIMER_EMR_EMC0_MASK)
/hal_nxp-3.5.0/mcux/mcux-sdk/devices/LPC54113/
DLPC54113.h1559 #define CTIMER_EMR_EMC0_MASK (0x30U) macro
1567 … (((uint32_t)(((uint32_t)(x)) << CTIMER_EMR_EMC0_SHIFT)) & CTIMER_EMR_EMC0_MASK)
/hal_nxp-3.5.0/mcux/mcux-sdk/devices/LPC54005/
DLPC54005.h1833 #define CTIMER_EMR_EMC0_MASK (0x30U) macro
1841 … (((uint32_t)(((uint32_t)(x)) << CTIMER_EMR_EMC0_SHIFT)) & CTIMER_EMR_EMC0_MASK)
/hal_nxp-3.5.0/mcux/mcux-sdk/devices/LPC54607/
DLPC54607.h1834 #define CTIMER_EMR_EMC0_MASK (0x30U) macro
1842 … (((uint32_t)(((uint32_t)(x)) << CTIMER_EMR_EMC0_SHIFT)) & CTIMER_EMR_EMC0_MASK)
/hal_nxp-3.5.0/mcux/mcux-sdk/devices/LPC54605/
DLPC54605.h1837 #define CTIMER_EMR_EMC0_MASK (0x30U) macro
1845 … (((uint32_t)(((uint32_t)(x)) << CTIMER_EMR_EMC0_SHIFT)) & CTIMER_EMR_EMC0_MASK)
/hal_nxp-3.5.0/mcux/mcux-sdk/devices/LPC54S005/
DLPC54S005.h2241 #define CTIMER_EMR_EMC0_MASK (0x30U) macro
2249 … (((uint32_t)(((uint32_t)(x)) << CTIMER_EMR_EMC0_SHIFT)) & CTIMER_EMR_EMC0_MASK)
/hal_nxp-3.5.0/mcux/mcux-sdk/devices/LPC54616/
DLPC54616.h3378 #define CTIMER_EMR_EMC0_MASK (0x30U) macro
3386 … (((uint32_t)(((uint32_t)(x)) << CTIMER_EMR_EMC0_SHIFT)) & CTIMER_EMR_EMC0_MASK)
/hal_nxp-3.5.0/mcux/mcux-sdk/devices/LPC54016/
DLPC54016.h3079 #define CTIMER_EMR_EMC0_MASK (0x30U) macro
3087 … (((uint32_t)(((uint32_t)(x)) << CTIMER_EMR_EMC0_SHIFT)) & CTIMER_EMR_EMC0_MASK)
/hal_nxp-3.5.0/mcux/mcux-sdk/devices/LPC54606/
DLPC54606.h3303 #define CTIMER_EMR_EMC0_MASK (0x30U) macro
3311 … (((uint32_t)(((uint32_t)(x)) << CTIMER_EMR_EMC0_SHIFT)) & CTIMER_EMR_EMC0_MASK)
/hal_nxp-3.5.0/mcux/mcux-sdk/devices/LPC54618/
DLPC54618.h3376 #define CTIMER_EMR_EMC0_MASK (0x30U) macro
3384 … (((uint32_t)(((uint32_t)(x)) << CTIMER_EMR_EMC0_SHIFT)) & CTIMER_EMR_EMC0_MASK)
/hal_nxp-3.5.0/mcux/mcux-sdk/devices/LPC54018M/
DLPC54018M.h3376 #define CTIMER_EMR_EMC0_MASK (0x30U) macro
3384 … (((uint32_t)(((uint32_t)(x)) << CTIMER_EMR_EMC0_SHIFT)) & CTIMER_EMR_EMC0_MASK)
/hal_nxp-3.5.0/mcux/mcux-sdk/devices/LPC54018/
DLPC54018.h3376 #define CTIMER_EMR_EMC0_MASK (0x30U) macro
3384 … (((uint32_t)(((uint32_t)(x)) << CTIMER_EMR_EMC0_SHIFT)) & CTIMER_EMR_EMC0_MASK)
/hal_nxp-3.5.0/mcux/mcux-sdk/devices/LPC5506CPXXXX/
DLPC5506CPXXXX.h6678 #define CTIMER_EMR_EMC0_MASK (0x30U) macro
6686 … (((uint32_t)(((uint32_t)(x)) << CTIMER_EMR_EMC0_SHIFT)) & CTIMER_EMR_EMC0_MASK)
/hal_nxp-3.5.0/mcux/mcux-sdk/devices/LPC54608/
DLPC54608.h3299 #define CTIMER_EMR_EMC0_MASK (0x30U) macro
3307 … (((uint32_t)(((uint32_t)(x)) << CTIMER_EMR_EMC0_SHIFT)) & CTIMER_EMR_EMC0_MASK)
/hal_nxp-3.5.0/mcux/mcux-sdk/devices/LPC54S018M/
DLPC54S018M.h3784 #define CTIMER_EMR_EMC0_MASK (0x30U) macro
3792 … (((uint32_t)(((uint32_t)(x)) << CTIMER_EMR_EMC0_SHIFT)) & CTIMER_EMR_EMC0_MASK)
/hal_nxp-3.5.0/mcux/mcux-sdk/devices/LPC54S016/
DLPC54S016.h3444 #define CTIMER_EMR_EMC0_MASK (0x30U) macro
3452 … (((uint32_t)(((uint32_t)(x)) << CTIMER_EMR_EMC0_SHIFT)) & CTIMER_EMR_EMC0_MASK)
/hal_nxp-3.5.0/mcux/mcux-sdk/devices/LPC54628/
DLPC54628.h3374 #define CTIMER_EMR_EMC0_MASK (0x30U) macro
3382 … (((uint32_t)(((uint32_t)(x)) << CTIMER_EMR_EMC0_SHIFT)) & CTIMER_EMR_EMC0_MASK)
/hal_nxp-3.5.0/mcux/mcux-sdk/devices/LPC54S018/
DLPC54S018.h3784 #define CTIMER_EMR_EMC0_MASK (0x30U) macro
3792 … (((uint32_t)(((uint32_t)(x)) << CTIMER_EMR_EMC0_SHIFT)) & CTIMER_EMR_EMC0_MASK)

123