/hal_nxp-3.5.0/mcux/mcux-sdk/devices/LPC802/ |
D | LPC802.h | 1619 #define CTIMER0_BASE (0x40038000u) macro 1621 #define CTIMER0 ((CTIMER_Type *)CTIMER0_BASE) 1623 #define CTIMER_BASE_ADDRS { CTIMER0_BASE }
|
/hal_nxp-3.5.0/mcux/mcux-sdk/devices/LPC804/ |
D | LPC804.h | 2001 #define CTIMER0_BASE (0x40038000u) macro 2003 #define CTIMER0 ((CTIMER_Type *)CTIMER0_BASE) 2005 #define CTIMER_BASE_ADDRS { CTIMER0_BASE }
|
/hal_nxp-3.5.0/mcux/mcux-sdk/devices/LPC844/ |
D | LPC844.h | 1722 #define CTIMER0_BASE (0x40038000u) macro 1724 #define CTIMER0 ((CTIMER_Type *)CTIMER0_BASE) 1726 #define CTIMER_BASE_ADDRS { CTIMER0_BASE }
|
/hal_nxp-3.5.0/mcux/mcux-sdk/devices/LPC845/ |
D | LPC845.h | 2128 #define CTIMER0_BASE (0x40038000u) macro 2130 #define CTIMER0 ((CTIMER_Type *)CTIMER0_BASE) 2132 #define CTIMER_BASE_ADDRS { CTIMER0_BASE }
|
/hal_nxp-3.5.0/mcux/mcux-sdk/devices/LPC51U68/ |
D | LPC51U68.h | 1716 #define CTIMER0_BASE (0x40008000u) macro 1718 #define CTIMER0 ((CTIMER_Type *)CTIMER0_BASE) 1728 #define CTIMER_BASE_ADDRS { CTIMER0_BASE, CTIMER1_BASE, 0u, CTIMER3_BASE }
|
/hal_nxp-3.5.0/mcux/mcux-sdk/devices/LPC54114/ |
D | LPC54114_cm0plus.h | 1672 #define CTIMER0_BASE (0x40008000u) macro 1674 #define CTIMER0 ((CTIMER_Type *)CTIMER0_BASE) 1692 #define CTIMER_BASE_ADDRS { CTIMER0_BASE, CTIMER1_BASE, CTIMER2_BASE, CTIMER…
|
D | LPC54114_cm4.h | 1683 #define CTIMER0_BASE (0x40008000u) macro 1685 #define CTIMER0 ((CTIMER_Type *)CTIMER0_BASE) 1703 #define CTIMER_BASE_ADDRS { CTIMER0_BASE, CTIMER1_BASE, CTIMER2_BASE, CTIMER…
|
/hal_nxp-3.5.0/mcux/mcux-sdk/devices/LPC54113/ |
D | LPC54113.h | 1684 #define CTIMER0_BASE (0x40008000u) macro 1686 #define CTIMER0 ((CTIMER_Type *)CTIMER0_BASE) 1704 #define CTIMER_BASE_ADDRS { CTIMER0_BASE, CTIMER1_BASE, CTIMER2_BASE, CTIMER…
|
/hal_nxp-3.5.0/mcux/mcux-sdk/devices/LPC5506CPXXXX/ |
D | LPC5506CPXXXX.h | 6828 #define CTIMER0_BASE (0x50008000u) macro 6832 #define CTIMER0 ((CTIMER_Type *)CTIMER0_BASE) 6868 …#define CTIMER_BASE_ADDRS { CTIMER0_BASE, CTIMER1_BASE, CTIMER2_BASE, CTIME… 6877 #define CTIMER0_BASE (0x40008000u) macro 6879 #define CTIMER0 ((CTIMER_Type *)CTIMER0_BASE) 6897 …#define CTIMER_BASE_ADDRS { CTIMER0_BASE, CTIMER1_BASE, CTIMER2_BASE, CTIME…
|
/hal_nxp-3.5.0/mcux/mcux-sdk/devices/LPC5502/ |
D | LPC5502.h | 6873 #define CTIMER0_BASE (0x50008000u) macro 6877 #define CTIMER0 ((CTIMER_Type *)CTIMER0_BASE) 6913 …#define CTIMER_BASE_ADDRS { CTIMER0_BASE, CTIMER1_BASE, CTIMER2_BASE, CTIME… 6922 #define CTIMER0_BASE (0x40008000u) macro 6924 #define CTIMER0 ((CTIMER_Type *)CTIMER0_BASE) 6942 …#define CTIMER_BASE_ADDRS { CTIMER0_BASE, CTIMER1_BASE, CTIMER2_BASE, CTIME…
|
/hal_nxp-3.5.0/mcux/mcux-sdk/devices/LPC5506/ |
D | LPC5506.h | 6873 #define CTIMER0_BASE (0x50008000u) macro 6877 #define CTIMER0 ((CTIMER_Type *)CTIMER0_BASE) 6913 …#define CTIMER_BASE_ADDRS { CTIMER0_BASE, CTIMER1_BASE, CTIMER2_BASE, CTIME… 6922 #define CTIMER0_BASE (0x40008000u) macro 6924 #define CTIMER0 ((CTIMER_Type *)CTIMER0_BASE) 6942 …#define CTIMER_BASE_ADDRS { CTIMER0_BASE, CTIMER1_BASE, CTIMER2_BASE, CTIME…
|
/hal_nxp-3.5.0/mcux/mcux-sdk/devices/LPC5504CPXXXX/ |
D | LPC5504CPXXXX.h | 6828 #define CTIMER0_BASE (0x50008000u) macro 6832 #define CTIMER0 ((CTIMER_Type *)CTIMER0_BASE) 6868 …#define CTIMER_BASE_ADDRS { CTIMER0_BASE, CTIMER1_BASE, CTIMER2_BASE, CTIME… 6877 #define CTIMER0_BASE (0x40008000u) macro 6879 #define CTIMER0 ((CTIMER_Type *)CTIMER0_BASE) 6897 …#define CTIMER_BASE_ADDRS { CTIMER0_BASE, CTIMER1_BASE, CTIMER2_BASE, CTIME…
|
/hal_nxp-3.5.0/mcux/mcux-sdk/devices/LPC5502CPXXXX/ |
D | LPC5502CPXXXX.h | 6828 #define CTIMER0_BASE (0x50008000u) macro 6832 #define CTIMER0 ((CTIMER_Type *)CTIMER0_BASE) 6868 …#define CTIMER_BASE_ADDRS { CTIMER0_BASE, CTIMER1_BASE, CTIMER2_BASE, CTIME… 6877 #define CTIMER0_BASE (0x40008000u) macro 6879 #define CTIMER0 ((CTIMER_Type *)CTIMER0_BASE) 6897 …#define CTIMER_BASE_ADDRS { CTIMER0_BASE, CTIMER1_BASE, CTIMER2_BASE, CTIME…
|
/hal_nxp-3.5.0/mcux/mcux-sdk/devices/LPC5504/ |
D | LPC5504.h | 6873 #define CTIMER0_BASE (0x50008000u) macro 6877 #define CTIMER0 ((CTIMER_Type *)CTIMER0_BASE) 6913 …#define CTIMER_BASE_ADDRS { CTIMER0_BASE, CTIMER1_BASE, CTIMER2_BASE, CTIME… 6922 #define CTIMER0_BASE (0x40008000u) macro 6924 #define CTIMER0 ((CTIMER_Type *)CTIMER0_BASE) 6942 …#define CTIMER_BASE_ADDRS { CTIMER0_BASE, CTIMER1_BASE, CTIMER2_BASE, CTIME…
|
/hal_nxp-3.5.0/mcux/mcux-sdk/devices/LPC5512/ |
D | LPC5512.h | 7303 #define CTIMER0_BASE (0x50008000u) macro 7307 #define CTIMER0 ((CTIMER_Type *)CTIMER0_BASE) 7343 …#define CTIMER_BASE_ADDRS { CTIMER0_BASE, CTIMER1_BASE, CTIMER2_BASE, CTIME… 7352 #define CTIMER0_BASE (0x40008000u) macro 7354 #define CTIMER0 ((CTIMER_Type *)CTIMER0_BASE) 7372 …#define CTIMER_BASE_ADDRS { CTIMER0_BASE, CTIMER1_BASE, CTIMER2_BASE, CTIME…
|
/hal_nxp-3.5.0/mcux/mcux-sdk/devices/LPC5528/ |
D | LPC5528.h | 6313 #define CTIMER0_BASE (0x50008000u) macro 6317 #define CTIMER0 ((CTIMER_Type *)CTIMER0_BASE) 6353 …#define CTIMER_BASE_ADDRS { CTIMER0_BASE, CTIMER1_BASE, CTIMER2_BASE, CTIME… 6362 #define CTIMER0_BASE (0x40008000u) macro 6364 #define CTIMER0 ((CTIMER_Type *)CTIMER0_BASE) 6382 …#define CTIMER_BASE_ADDRS { CTIMER0_BASE, CTIMER1_BASE, CTIMER2_BASE, CTIME…
|
/hal_nxp-3.5.0/mcux/mcux-sdk/devices/LPC55S04/ |
D | LPC55S04.h | 7255 #define CTIMER0_BASE (0x50008000u) macro 7259 #define CTIMER0 ((CTIMER_Type *)CTIMER0_BASE) 7295 …#define CTIMER_BASE_ADDRS { CTIMER0_BASE, CTIMER1_BASE, CTIMER2_BASE, CTIME… 7304 #define CTIMER0_BASE (0x40008000u) macro 7306 #define CTIMER0 ((CTIMER_Type *)CTIMER0_BASE) 7324 …#define CTIMER_BASE_ADDRS { CTIMER0_BASE, CTIMER1_BASE, CTIMER2_BASE, CTIME…
|
/hal_nxp-3.5.0/mcux/mcux-sdk/devices/LPC55S06/ |
D | LPC55S06.h | 7255 #define CTIMER0_BASE (0x50008000u) macro 7259 #define CTIMER0 ((CTIMER_Type *)CTIMER0_BASE) 7295 …#define CTIMER_BASE_ADDRS { CTIMER0_BASE, CTIMER1_BASE, CTIMER2_BASE, CTIME… 7304 #define CTIMER0_BASE (0x40008000u) macro 7306 #define CTIMER0 ((CTIMER_Type *)CTIMER0_BASE) 7324 …#define CTIMER_BASE_ADDRS { CTIMER0_BASE, CTIMER1_BASE, CTIMER2_BASE, CTIME…
|
/hal_nxp-3.5.0/mcux/mcux-sdk/devices/LPC5526/ |
D | LPC5526.h | 6313 #define CTIMER0_BASE (0x50008000u) macro 6317 #define CTIMER0 ((CTIMER_Type *)CTIMER0_BASE) 6353 …#define CTIMER_BASE_ADDRS { CTIMER0_BASE, CTIMER1_BASE, CTIMER2_BASE, CTIME… 6362 #define CTIMER0_BASE (0x40008000u) macro 6364 #define CTIMER0 ((CTIMER_Type *)CTIMER0_BASE) 6382 …#define CTIMER_BASE_ADDRS { CTIMER0_BASE, CTIMER1_BASE, CTIMER2_BASE, CTIME…
|
/hal_nxp-3.5.0/mcux/mcux-sdk/devices/LPC55S28/ |
D | LPC55S28.h | 6695 #define CTIMER0_BASE (0x50008000u) macro 6699 #define CTIMER0 ((CTIMER_Type *)CTIMER0_BASE) 6735 …#define CTIMER_BASE_ADDRS { CTIMER0_BASE, CTIMER1_BASE, CTIMER2_BASE, CTIME… 6744 #define CTIMER0_BASE (0x40008000u) macro 6746 #define CTIMER0 ((CTIMER_Type *)CTIMER0_BASE) 6764 …#define CTIMER_BASE_ADDRS { CTIMER0_BASE, CTIMER1_BASE, CTIMER2_BASE, CTIME…
|
/hal_nxp-3.5.0/mcux/mcux-sdk/devices/LPC55S26/ |
D | LPC55S26.h | 6695 #define CTIMER0_BASE (0x50008000u) macro 6699 #define CTIMER0 ((CTIMER_Type *)CTIMER0_BASE) 6735 …#define CTIMER_BASE_ADDRS { CTIMER0_BASE, CTIMER1_BASE, CTIMER2_BASE, CTIME… 6744 #define CTIMER0_BASE (0x40008000u) macro 6746 #define CTIMER0 ((CTIMER_Type *)CTIMER0_BASE) 6764 …#define CTIMER_BASE_ADDRS { CTIMER0_BASE, CTIMER1_BASE, CTIMER2_BASE, CTIME…
|
/hal_nxp-3.5.0/mcux/mcux-sdk/devices/LPC55S16/ |
D | LPC55S16.h | 7687 #define CTIMER0_BASE (0x50008000u) macro 7691 #define CTIMER0 ((CTIMER_Type *)CTIMER0_BASE) 7727 …#define CTIMER_BASE_ADDRS { CTIMER0_BASE, CTIMER1_BASE, CTIMER2_BASE, CTIME… 7736 #define CTIMER0_BASE (0x40008000u) macro 7738 #define CTIMER0 ((CTIMER_Type *)CTIMER0_BASE) 7756 …#define CTIMER_BASE_ADDRS { CTIMER0_BASE, CTIMER1_BASE, CTIMER2_BASE, CTIME…
|
/hal_nxp-3.5.0/mcux/mcux-sdk/devices/LPC55S14/ |
D | LPC55S14.h | 7686 #define CTIMER0_BASE (0x50008000u) macro 7690 #define CTIMER0 ((CTIMER_Type *)CTIMER0_BASE) 7726 …#define CTIMER_BASE_ADDRS { CTIMER0_BASE, CTIMER1_BASE, CTIMER2_BASE, CTIME… 7735 #define CTIMER0_BASE (0x40008000u) macro 7737 #define CTIMER0 ((CTIMER_Type *)CTIMER0_BASE) 7755 …#define CTIMER_BASE_ADDRS { CTIMER0_BASE, CTIMER1_BASE, CTIMER2_BASE, CTIME…
|
/hal_nxp-3.5.0/mcux/mcux-sdk/devices/LPC5514/ |
D | LPC5514.h | 7304 #define CTIMER0_BASE (0x50008000u) macro 7308 #define CTIMER0 ((CTIMER_Type *)CTIMER0_BASE) 7344 …#define CTIMER_BASE_ADDRS { CTIMER0_BASE, CTIMER1_BASE, CTIMER2_BASE, CTIME… 7353 #define CTIMER0_BASE (0x40008000u) macro 7355 #define CTIMER0 ((CTIMER_Type *)CTIMER0_BASE) 7373 …#define CTIMER_BASE_ADDRS { CTIMER0_BASE, CTIMER1_BASE, CTIMER2_BASE, CTIME…
|
/hal_nxp-3.5.0/mcux/mcux-sdk/devices/LPC55S66/ |
D | LPC55S66_cm33_core1.h | 6695 #define CTIMER0_BASE (0x50008000u) macro 6699 #define CTIMER0 ((CTIMER_Type *)CTIMER0_BASE) 6735 …#define CTIMER_BASE_ADDRS { CTIMER0_BASE, CTIMER1_BASE, CTIMER2_BASE, CTIME… 6744 #define CTIMER0_BASE (0x40008000u) macro 6746 #define CTIMER0 ((CTIMER_Type *)CTIMER0_BASE) 6764 …#define CTIMER_BASE_ADDRS { CTIMER0_BASE, CTIMER1_BASE, CTIMER2_BASE, CTIME…
|