/hal_nxp-3.5.0/mcux/mcux-sdk/devices/LPC5506CPXXXX/ |
D | LPC5506CPXXXX.h | 6071 #define CDOG_SUB_S0B_MASK (0xFFFFFFFFU) macro 6075 … (((uint32_t)(((uint32_t)(x)) << CDOG_SUB_S0B_SHIFT)) & CDOG_SUB_S0B_MASK)
|
/hal_nxp-3.5.0/mcux/mcux-sdk/devices/LPC5502/ |
D | LPC5502.h | 6116 #define CDOG_SUB_S0B_MASK (0xFFFFFFFFU) macro 6120 … (((uint32_t)(((uint32_t)(x)) << CDOG_SUB_S0B_SHIFT)) & CDOG_SUB_S0B_MASK)
|
/hal_nxp-3.5.0/mcux/mcux-sdk/devices/LPC5506/ |
D | LPC5506.h | 6116 #define CDOG_SUB_S0B_MASK (0xFFFFFFFFU) macro 6120 … (((uint32_t)(((uint32_t)(x)) << CDOG_SUB_S0B_SHIFT)) & CDOG_SUB_S0B_MASK)
|
/hal_nxp-3.5.0/mcux/mcux-sdk/devices/LPC5504CPXXXX/ |
D | LPC5504CPXXXX.h | 6071 #define CDOG_SUB_S0B_MASK (0xFFFFFFFFU) macro 6075 … (((uint32_t)(((uint32_t)(x)) << CDOG_SUB_S0B_SHIFT)) & CDOG_SUB_S0B_MASK)
|
/hal_nxp-3.5.0/mcux/mcux-sdk/devices/LPC5502CPXXXX/ |
D | LPC5502CPXXXX.h | 6071 #define CDOG_SUB_S0B_MASK (0xFFFFFFFFU) macro 6075 … (((uint32_t)(((uint32_t)(x)) << CDOG_SUB_S0B_SHIFT)) & CDOG_SUB_S0B_MASK)
|
/hal_nxp-3.5.0/mcux/mcux-sdk/devices/LPC5504/ |
D | LPC5504.h | 6116 #define CDOG_SUB_S0B_MASK (0xFFFFFFFFU) macro 6120 … (((uint32_t)(((uint32_t)(x)) << CDOG_SUB_S0B_SHIFT)) & CDOG_SUB_S0B_MASK)
|
/hal_nxp-3.5.0/mcux/mcux-sdk/devices/LPC5512/ |
D | LPC5512.h | 6546 #define CDOG_SUB_S0B_MASK (0xFFFFFFFFU) macro 6550 … (((uint32_t)(((uint32_t)(x)) << CDOG_SUB_S0B_SHIFT)) & CDOG_SUB_S0B_MASK)
|
/hal_nxp-3.5.0/mcux/mcux-sdk/devices/LPC55S04/ |
D | LPC55S04.h | 6498 #define CDOG_SUB_S0B_MASK (0xFFFFFFFFU) macro 6502 … (((uint32_t)(((uint32_t)(x)) << CDOG_SUB_S0B_SHIFT)) & CDOG_SUB_S0B_MASK)
|
/hal_nxp-3.5.0/mcux/mcux-sdk/devices/LPC55S06/ |
D | LPC55S06.h | 6498 #define CDOG_SUB_S0B_MASK (0xFFFFFFFFU) macro 6502 … (((uint32_t)(((uint32_t)(x)) << CDOG_SUB_S0B_SHIFT)) & CDOG_SUB_S0B_MASK)
|
/hal_nxp-3.5.0/mcux/mcux-sdk/devices/LPC55S16/ |
D | LPC55S16.h | 6930 #define CDOG_SUB_S0B_MASK (0xFFFFFFFFU) macro 6934 … (((uint32_t)(((uint32_t)(x)) << CDOG_SUB_S0B_SHIFT)) & CDOG_SUB_S0B_MASK)
|
/hal_nxp-3.5.0/mcux/mcux-sdk/devices/LPC55S14/ |
D | LPC55S14.h | 6929 #define CDOG_SUB_S0B_MASK (0xFFFFFFFFU) macro 6933 … (((uint32_t)(((uint32_t)(x)) << CDOG_SUB_S0B_SHIFT)) & CDOG_SUB_S0B_MASK)
|
/hal_nxp-3.5.0/mcux/mcux-sdk/devices/LPC5514/ |
D | LPC5514.h | 6547 #define CDOG_SUB_S0B_MASK (0xFFFFFFFFU) macro 6551 … (((uint32_t)(((uint32_t)(x)) << CDOG_SUB_S0B_SHIFT)) & CDOG_SUB_S0B_MASK)
|
/hal_nxp-3.5.0/mcux/mcux-sdk/devices/LPC5516/ |
D | LPC5516.h | 6548 #define CDOG_SUB_S0B_MASK (0xFFFFFFFFU) macro 6552 … (((uint32_t)(((uint32_t)(x)) << CDOG_SUB_S0B_SHIFT)) & CDOG_SUB_S0B_MASK)
|
/hal_nxp-3.5.0/mcux/mcux-sdk/devices/LPC55S36/ |
D | LPC55S36.h | 4672 #define CDOG_SUB_S0B_MASK (0xFFFFFFFFU) macro 4676 … (((uint32_t)(((uint32_t)(x)) << CDOG_SUB_S0B_SHIFT)) & CDOG_SUB_S0B_MASK)
|
/hal_nxp-3.5.0/mcux/mcux-sdk/devices/MIMXRT1165/ |
D | MIMXRT1165_cm4.h | 25310 #define CDOG_SUB_S0B_MASK (0xFFFFFFFFU) macro 25314 … (((uint32_t)(((uint32_t)(x)) << CDOG_SUB_S0B_SHIFT)) & CDOG_SUB_S0B_MASK)
|
D | MIMXRT1165_cm7.h | 25313 #define CDOG_SUB_S0B_MASK (0xFFFFFFFFU) macro 25317 … (((uint32_t)(((uint32_t)(x)) << CDOG_SUB_S0B_SHIFT)) & CDOG_SUB_S0B_MASK)
|
/hal_nxp-3.5.0/mcux/mcux-sdk/devices/MIMXRT1175/ |
D | MIMXRT1175_cm7.h | 25631 #define CDOG_SUB_S0B_MASK (0xFFFFFFFFU) macro 25635 … (((uint32_t)(((uint32_t)(x)) << CDOG_SUB_S0B_SHIFT)) & CDOG_SUB_S0B_MASK)
|
D | MIMXRT1175_cm4.h | 25628 #define CDOG_SUB_S0B_MASK (0xFFFFFFFFU) macro 25632 … (((uint32_t)(((uint32_t)(x)) << CDOG_SUB_S0B_SHIFT)) & CDOG_SUB_S0B_MASK)
|
/hal_nxp-3.5.0/mcux/mcux-sdk/devices/MIMXRT1171/ |
D | MIMXRT1171.h | 25631 #define CDOG_SUB_S0B_MASK (0xFFFFFFFFU) macro 25635 … (((uint32_t)(((uint32_t)(x)) << CDOG_SUB_S0B_SHIFT)) & CDOG_SUB_S0B_MASK)
|
/hal_nxp-3.5.0/mcux/mcux-sdk/devices/MIMXRT1166/ |
D | MIMXRT1166_cm7.h | 25328 #define CDOG_SUB_S0B_MASK (0xFFFFFFFFU) macro 25332 … (((uint32_t)(((uint32_t)(x)) << CDOG_SUB_S0B_SHIFT)) & CDOG_SUB_S0B_MASK)
|
D | MIMXRT1166_cm4.h | 25325 #define CDOG_SUB_S0B_MASK (0xFFFFFFFFU) macro 25329 … (((uint32_t)(((uint32_t)(x)) << CDOG_SUB_S0B_SHIFT)) & CDOG_SUB_S0B_MASK)
|
/hal_nxp-3.5.0/mcux/mcux-sdk/devices/MIMXRT1173/ |
D | MIMXRT1173_cm7.h | 25643 #define CDOG_SUB_S0B_MASK (0xFFFFFFFFU) macro 25647 … (((uint32_t)(((uint32_t)(x)) << CDOG_SUB_S0B_SHIFT)) & CDOG_SUB_S0B_MASK)
|
D | MIMXRT1173_cm4.h | 25640 #define CDOG_SUB_S0B_MASK (0xFFFFFFFFU) macro 25644 … (((uint32_t)(((uint32_t)(x)) << CDOG_SUB_S0B_SHIFT)) & CDOG_SUB_S0B_MASK)
|
/hal_nxp-3.5.0/mcux/mcux-sdk/devices/MIMXRT1172/ |
D | MIMXRT1172.h | 25646 #define CDOG_SUB_S0B_MASK (0xFFFFFFFFU) macro 25650 … (((uint32_t)(((uint32_t)(x)) << CDOG_SUB_S0B_SHIFT)) & CDOG_SUB_S0B_MASK)
|
/hal_nxp-3.5.0/mcux/mcux-sdk/devices/MIMXRT1176/ |
D | MIMXRT1176_cm7.h | 25646 #define CDOG_SUB_S0B_MASK (0xFFFFFFFFU) macro 25650 … (((uint32_t)(((uint32_t)(x)) << CDOG_SUB_S0B_SHIFT)) & CDOG_SUB_S0B_MASK)
|