Home
last modified time | relevance | path

Searched refs:CCR2 (Results 1 – 9 of 9) sorted by relevance

/hal_nxp-3.5.0/mcux/mcux-sdk/drivers/hscmp/
Dfsl_hscmp.c116 …tmp32 = base->CCR2 & ~(HSCMP_CCR2_HYSTCTR_MASK | HSCMP_CCR2_CMP_NPMD_MASK | HSCMP_CCR2_CMP_HPMD_MA… in HSCMP_Init()
119 base->CCR2 = tmp32; in HSCMP_Init()
188 tmp32 = base->CCR2 & ~(HSCMP_CCR2_PSEL_MASK | HSCMP_CCR2_MSEL_MASK); in HSCMP_SetInputChannels()
190 base->CCR2 = tmp32; in HSCMP_SetInputChannels()
/hal_nxp-3.5.0/mcux/mcux-sdk/drivers/lpcmp/
Dfsl_lpcmp.c128 …tmp32 = base->CCR2 & ~(LPCMP_CCR2_HYSTCTR_MASK | LPCMP_CCR2_CMP_NPMD_MASK | LPCMP_CCR2_CMP_HPMD_MA… in LPCMP_Init()
131 base->CCR2 = tmp32; in LPCMP_Init()
200 tmp32 = base->CCR2 & ~(LPCMP_CCR2_PSEL_MASK | LPCMP_CCR2_MSEL_MASK); in LPCMP_SetInputChannels()
202 base->CCR2 = tmp32; in LPCMP_SetInputChannels()
/hal_nxp-3.5.0/s32/drivers/s32k3/BaseNXP/header/
DS32K344_LPCMP.h77 …__IO uint32_t CCR2; /**< Comparator Control Register 2, offset: 0x10 … member
/hal_nxp-3.5.0/s32/drivers/s32ze/BaseNXP/header/
DS32Z2_SIPI.h92 …__IO uint32_t CCR2; /**< SIPI Channel Control Register 2, offset: 0x4… member
/hal_nxp-3.5.0/mcux/mcux-sdk/devices/K32L3A60/
DK32L3A60_cm0plus.h8577 …__IO uint32_t CCR2; /**< Comparator Control Register 2, offset: 0x10 … member
DK32L3A60_cm4.h9212 …__IO uint32_t CCR2; /**< Comparator Control Register 2, offset: 0x10 … member
/hal_nxp-3.5.0/mcux/mcux-sdk/devices/LPC5536/
DLPC5536.h18181 …__IO uint32_t CCR2; /**< Comparator Control Register 2, offset: 0x10 … member
/hal_nxp-3.5.0/mcux/mcux-sdk/devices/LPC5534/
DLPC5534.h18181 …__IO uint32_t CCR2; /**< Comparator Control Register 2, offset: 0x10 … member
/hal_nxp-3.5.0/mcux/mcux-sdk/devices/LPC55S36/
DLPC55S36.h22982 …__IO uint32_t CCR2; /**< Comparator Control Register 2, offset: 0x10 … member