Home
last modified time | relevance | path

Searched refs:CCCR (Results 1 – 25 of 29) sorted by relevance

12

/hal_nxp-3.5.0/mcux/mcux-sdk/drivers/mcan/
Dfsl_mcan.h482 base->CCCR |= CAN_CCCR_INIT_MASK; in MCAN_EnterInitialMode()
483 while (0U == (base->CCCR & CAN_CCCR_INIT_MASK)) in MCAN_EnterInitialMode()
486 base->CCCR |= CAN_CCCR_CCE_MASK; in MCAN_EnterInitialMode()
500 base->CCCR &= ~CAN_CCCR_INIT_MASK; in MCAN_EnterNormalMode()
501 while (0U != (base->CCCR & CAN_CCCR_INIT_MASK)) in MCAN_EnterNormalMode()
Dfsl_mcan.c195 base->CCCR |= CAN_CCCR_INIT_MASK; in MCAN_Reset()
197 while (0U == (base->CCCR & CAN_CCCR_INIT_MASK)) in MCAN_Reset()
203 base->CCCR |= CAN_CCCR_CCE_MASK; in MCAN_Reset()
248 base->CCCR |= CAN_CCCR_TEST_MASK | CAN_CCCR_MON_MASK; in MCAN_Init()
253 base->CCCR |= CAN_CCCR_TEST_MASK; in MCAN_Init()
258 base->CCCR |= CAN_CCCR_MON_MASK; in MCAN_Init()
283 base->CCCR |= CAN_CCCR_FDOE_MASK; in MCAN_Init()
288 base->CCCR |= CAN_CCCR_FDOE_MASK | CAN_CCCR_BRSE_MASK; in MCAN_Init()
/hal_nxp-3.5.0/mcux/mcux-sdk/devices/LPC54616/
DLPC54616.h1341 __IO uint32_t CCCR; /**< CC Control Register, offset: 0x18 */ member
/hal_nxp-3.5.0/mcux/mcux-sdk/devices/LPC54016/
DLPC54016.h1286 __IO uint32_t CCCR; /**< CC Control Register, offset: 0x18 */ member
/hal_nxp-3.5.0/mcux/mcux-sdk/devices/LPC54606/
DLPC54606.h1342 __IO uint32_t CCCR; /**< CC Control Register, offset: 0x18 */ member
/hal_nxp-3.5.0/mcux/mcux-sdk/devices/LPC54618/
DLPC54618.h1339 __IO uint32_t CCCR; /**< CC Control Register, offset: 0x18 */ member
/hal_nxp-3.5.0/mcux/mcux-sdk/devices/LPC54018M/
DLPC54018M.h1339 __IO uint32_t CCCR; /**< CC Control Register, offset: 0x18 */ member
/hal_nxp-3.5.0/mcux/mcux-sdk/devices/LPC54018/
DLPC54018.h1339 __IO uint32_t CCCR; /**< CC Control Register, offset: 0x18 */ member
/hal_nxp-3.5.0/mcux/mcux-sdk/devices/LPC5506CPXXXX/
DLPC5506CPXXXX.h4202 __IO uint32_t CCCR; /**< CC Control Register, offset: 0x18 */ member
/hal_nxp-3.5.0/mcux/mcux-sdk/devices/LPC54608/
DLPC54608.h1338 __IO uint32_t CCCR; /**< CC Control Register, offset: 0x18 */ member
/hal_nxp-3.5.0/mcux/mcux-sdk/devices/LPC54S018M/
DLPC54S018M.h1747 __IO uint32_t CCCR; /**< CC Control Register, offset: 0x18 */ member
/hal_nxp-3.5.0/mcux/mcux-sdk/devices/LPC54S016/
DLPC54S016.h1651 __IO uint32_t CCCR; /**< CC Control Register, offset: 0x18 */ member
/hal_nxp-3.5.0/mcux/mcux-sdk/devices/LPC54628/
DLPC54628.h1337 __IO uint32_t CCCR; /**< CC Control Register, offset: 0x18 */ member
/hal_nxp-3.5.0/mcux/mcux-sdk/devices/LPC54S018/
DLPC54S018.h1747 __IO uint32_t CCCR; /**< CC Control Register, offset: 0x18 */ member
/hal_nxp-3.5.0/mcux/mcux-sdk/devices/LPC5502/
DLPC5502.h4247 __IO uint32_t CCCR; /**< CC Control Register, offset: 0x18 */ member
/hal_nxp-3.5.0/mcux/mcux-sdk/devices/LPC5506/
DLPC5506.h4247 __IO uint32_t CCCR; /**< CC Control Register, offset: 0x18 */ member
/hal_nxp-3.5.0/mcux/mcux-sdk/devices/LPC5504CPXXXX/
DLPC5504CPXXXX.h4202 __IO uint32_t CCCR; /**< CC Control Register, offset: 0x18 */ member
/hal_nxp-3.5.0/mcux/mcux-sdk/devices/LPC5502CPXXXX/
DLPC5502CPXXXX.h4202 __IO uint32_t CCCR; /**< CC Control Register, offset: 0x18 */ member
/hal_nxp-3.5.0/mcux/mcux-sdk/devices/LPC5504/
DLPC5504.h4247 __IO uint32_t CCCR; /**< CC Control Register, offset: 0x18 */ member
/hal_nxp-3.5.0/mcux/mcux-sdk/devices/LPC5512/
DLPC5512.h4677 __IO uint32_t CCCR; /**< CC Control Register, offset: 0x18 */ member
/hal_nxp-3.5.0/mcux/mcux-sdk/devices/LPC55S04/
DLPC55S04.h4249 __IO uint32_t CCCR; /**< CC Control Register, offset: 0x18 */ member
/hal_nxp-3.5.0/mcux/mcux-sdk/devices/LPC55S06/
DLPC55S06.h4249 __IO uint32_t CCCR; /**< CC Control Register, offset: 0x18 */ member
/hal_nxp-3.5.0/mcux/mcux-sdk/devices/LPC55S16/
DLPC55S16.h4681 __IO uint32_t CCCR; /**< CC Control Register, offset: 0x18 */ member
/hal_nxp-3.5.0/mcux/mcux-sdk/devices/LPC55S14/
DLPC55S14.h4680 __IO uint32_t CCCR; /**< CC Control Register, offset: 0x18 */ member
/hal_nxp-3.5.0/mcux/mcux-sdk/devices/LPC5514/
DLPC5514.h4678 __IO uint32_t CCCR; /**< CC Control Register, offset: 0x18 */ member

12