Home
last modified time | relevance | path

Searched refs:AIPS_PACRL_TP0_MASK (Results 1 – 13 of 13) sorted by relevance

/hal_nxp-3.5.0/mcux/mcux-sdk/devices/MK22F12/
DMK22F12.h2936 #define AIPS_PACRL_TP0_MASK (0x10000000U) macro
2942 … (((uint32_t)(((uint32_t)(x)) << AIPS_PACRL_TP0_SHIFT)) & AIPS_PACRL_TP0_MASK)
/hal_nxp-3.5.0/mcux/mcux-sdk/devices/MK24F12/
DMK24F12.h3437 #define AIPS_PACRL_TP0_MASK (0x10000000U) macro
3443 … (((uint32_t)(((uint32_t)(x)) << AIPS_PACRL_TP0_SHIFT)) & AIPS_PACRL_TP0_MASK)
/hal_nxp-3.5.0/mcux/mcux-sdk/devices/MK64F12/
DMK64F12.h3445 #define AIPS_PACRL_TP0_MASK (0x10000000U) macro
3451 … (((uint32_t)(((uint32_t)(x)) << AIPS_PACRL_TP0_SHIFT)) & AIPS_PACRL_TP0_MASK)
/hal_nxp-3.5.0/mcux/mcux-sdk/devices/MK63F12/
DMK63F12.h3432 #define AIPS_PACRL_TP0_MASK (0x10000000U) macro
3438 … (((uint32_t)(((uint32_t)(x)) << AIPS_PACRL_TP0_SHIFT)) & AIPS_PACRL_TP0_MASK)
/hal_nxp-3.5.0/mcux/mcux-sdk/devices/MKV56F24/
DMKV56F24.h3669 #define AIPS_PACRL_TP0_MASK (0x10000000U) macro
3675 … (((uint32_t)(((uint32_t)(x)) << AIPS_PACRL_TP0_SHIFT)) & AIPS_PACRL_TP0_MASK)
/hal_nxp-3.5.0/mcux/mcux-sdk/devices/MKV58F24/
DMKV58F24.h3669 #define AIPS_PACRL_TP0_MASK (0x10000000U) macro
3675 … (((uint32_t)(((uint32_t)(x)) << AIPS_PACRL_TP0_SHIFT)) & AIPS_PACRL_TP0_MASK)
/hal_nxp-3.5.0/mcux/mcux-sdk/devices/MK80F25615/
DMK80F25615.h3109 #define AIPS_PACRL_TP0_MASK (0x10000000U) macro
3115 … (((uint32_t)(((uint32_t)(x)) << AIPS_PACRL_TP0_SHIFT)) & AIPS_PACRL_TP0_MASK)
/hal_nxp-3.5.0/mcux/mcux-sdk/devices/MK82F25615/
DMK82F25615.h3103 #define AIPS_PACRL_TP0_MASK (0x10000000U) macro
3109 … (((uint32_t)(((uint32_t)(x)) << AIPS_PACRL_TP0_SHIFT)) & AIPS_PACRL_TP0_MASK)
/hal_nxp-3.5.0/mcux/mcux-sdk/devices/MK27FA15/
DMK27FA15.h3102 #define AIPS_PACRL_TP0_MASK (0x10000000U) macro
3108 … (((uint32_t)(((uint32_t)(x)) << AIPS_PACRL_TP0_SHIFT)) & AIPS_PACRL_TP0_MASK)
/hal_nxp-3.5.0/mcux/mcux-sdk/devices/MK26F18/
DMK26F18.h3492 #define AIPS_PACRL_TP0_MASK (0x10000000U) macro
3498 … (((uint32_t)(((uint32_t)(x)) << AIPS_PACRL_TP0_SHIFT)) & AIPS_PACRL_TP0_MASK)
/hal_nxp-3.5.0/mcux/mcux-sdk/devices/MK65F18/
DMK65F18.h3509 #define AIPS_PACRL_TP0_MASK (0x10000000U) macro
3515 … (((uint32_t)(((uint32_t)(x)) << AIPS_PACRL_TP0_SHIFT)) & AIPS_PACRL_TP0_MASK)
/hal_nxp-3.5.0/mcux/mcux-sdk/devices/MK66F18/
DMK66F18.h3509 #define AIPS_PACRL_TP0_MASK (0x10000000U) macro
3515 … (((uint32_t)(((uint32_t)(x)) << AIPS_PACRL_TP0_SHIFT)) & AIPS_PACRL_TP0_MASK)
/hal_nxp-3.5.0/mcux/mcux-sdk/devices/MK28FA15/
DMK28FA15.h3104 #define AIPS_PACRL_TP0_MASK (0x10000000U) macro
3110 … (((uint32_t)(((uint32_t)(x)) << AIPS_PACRL_TP0_SHIFT)) & AIPS_PACRL_TP0_MASK)