Home
last modified time | relevance | path

Searched refs:DMA1_TRIG10_PIO1_10 (Results 1 – 12 of 12) sorted by relevance

/hal_nxp-3.4.0/dts/nxp/lpc/
DLPC55S06JBD64-pinctrl.h2364 #define DMA1_TRIG10_PIO1_10 IOCON_MUX(42, IOCON_TYPE_D, 0) /* PIO1_10 */ macro
DLPC55S69JBD100-pinctrl.h2593 #define DMA1_TRIG10_PIO1_10 IOCON_MUX(42, IOCON_TYPE_D, 0) /* PIO1_10 */ macro
DLPC55S69JEV98-pinctrl.h2593 #define DMA1_TRIG10_PIO1_10 IOCON_MUX(42, IOCON_TYPE_D, 0) /* PIO1_10 */ macro
DLPC55S28JBD100-pinctrl.h2593 #define DMA1_TRIG10_PIO1_10 IOCON_MUX(42, IOCON_TYPE_D, 0) /* PIO1_10 */ macro
DLPC55S28JEV98-pinctrl.h2593 #define DMA1_TRIG10_PIO1_10 IOCON_MUX(42, IOCON_TYPE_D, 0) /* PIO1_10 */ macro
DLPC55S16JBD100-pinctrl.h2573 #define DMA1_TRIG10_PIO1_10 IOCON_MUX(42, IOCON_TYPE_D, 0) /* PIO1_10 */ macro
DLPC55S16JEV98-pinctrl.h2573 #define DMA1_TRIG10_PIO1_10 IOCON_MUX(42, IOCON_TYPE_D, 0) /* PIO1_10 */ macro
DLPC55S36JBD100-pinctrl.h4905 #define DMA1_TRIG10_PIO1_10 IOCON_MUX(42, IOCON_TYPE_A, 0) /* PIO1_10 */ macro
/hal_nxp-3.4.0/dts/nxp/nxp_imx/rt/
DMIMXRT685SFAWBR-pinctrl.h3078 #define DMA1_TRIG10_PIO1_10 IOPCTL_MUX(42, 0) /* PIO1_10 */ macro
DMIMXRT595SFFOC-pinctrl.h3631 #define DMA1_TRIG10_PIO1_10 IOPCTL_MUX(42, 0) /* PIO1_10 */ macro
DMIMXRT685SFFOB-pinctrl.h3819 #define DMA1_TRIG10_PIO1_10 IOPCTL_MUX(42, 0) /* PIO1_10 */ macro
DMIMXRT685SFVKB-pinctrl.h3819 #define DMA1_TRIG10_PIO1_10 IOPCTL_MUX(42, 0) /* PIO1_10 */ macro