Home
last modified time | relevance | path

Searched refs:DMA0_TRIG5_PIO1_17 (Results 1 – 5 of 5) sorted by relevance

/hal_nxp-3.4.0/dts/nxp/lpc/
DLPC51U68JBD64-pinctrl.h1473 #define DMA0_TRIG5_PIO1_17 IOCON_MUX(49, IOCON_TYPE_D, 0) /* PIO1_17 */ macro
DLPC54114J256BD64-pinctrl.h1677 #define DMA0_TRIG5_PIO1_17 IOCON_MUX(49, IOCON_TYPE_D, 0) /* PIO1_17 */ macro
/hal_nxp-3.4.0/dts/nxp/nxp_imx/rt/
DMIMXRT685SFAWBR-pinctrl.h3625 #define DMA0_TRIG5_PIO1_17 IOPCTL_MUX(49, 0) /* PIO1_17 */ macro
DMIMXRT685SFFOB-pinctrl.h4366 #define DMA0_TRIG5_PIO1_17 IOPCTL_MUX(49, 0) /* PIO1_17 */ macro
DMIMXRT685SFVKB-pinctrl.h4366 #define DMA0_TRIG5_PIO1_17 IOPCTL_MUX(49, 0) /* PIO1_17 */ macro