Home
last modified time | relevance | path

Searched refs:DMA0_TRIG5_PIO0_21 (Results 1 – 9 of 9) sorted by relevance

/hal_nxp-3.4.0/dts/nxp/lpc/
DLPC51U68JBD48-pinctrl.h611 #define DMA0_TRIG5_PIO0_21 IOCON_MUX(21, IOCON_TYPE_D, 0) /* PIO0_21 */ macro
DLPC54114J256UK49-pinctrl.h694 #define DMA0_TRIG5_PIO0_21 IOCON_MUX(21, IOCON_TYPE_D, 0) /* PIO0_21 */ macro
DLPC51U68JBD64-pinctrl.h670 #define DMA0_TRIG5_PIO0_21 IOCON_MUX(21, IOCON_TYPE_D, 0) /* PIO0_21 */ macro
DLPC54114J256BD64-pinctrl.h762 #define DMA0_TRIG5_PIO0_21 IOCON_MUX(21, IOCON_TYPE_D, 0) /* PIO0_21 */ macro
/hal_nxp-3.4.0/dts/nxp/nxp_imx/rt/
DMIMXRT685SFAWBR-pinctrl.h1776 #define DMA0_TRIG5_PIO0_21 IOPCTL_MUX(21, 0) /* PIO0_21 */ macro
DMIMXRT595SFAWC-pinctrl.h2110 #define DMA0_TRIG5_PIO0_21 IOPCTL_MUX(21, 0) /* PIO0_21 */ macro
DMIMXRT595SFFOC-pinctrl.h2112 #define DMA0_TRIG5_PIO0_21 IOPCTL_MUX(21, 0) /* PIO0_21 */ macro
DMIMXRT685SFFOB-pinctrl.h1971 #define DMA0_TRIG5_PIO0_21 IOPCTL_MUX(21, 0) /* PIO0_21 */ macro
DMIMXRT685SFVKB-pinctrl.h1971 #define DMA0_TRIG5_PIO0_21 IOPCTL_MUX(21, 0) /* PIO0_21 */ macro