Home
last modified time | relevance | path

Searched refs:DMA0_TRIG2_PIO1_0 (Results 1 – 8 of 8) sorted by relevance

/hal_nxp-3.4.0/dts/nxp/lpc/
DLPC51U68JBD48-pinctrl.h885 #define DMA0_TRIG2_PIO1_0 IOCON_MUX(32, IOCON_TYPE_D, 0) /* PIO1_0 */ macro
DLPC54114J256UK49-pinctrl.h1006 #define DMA0_TRIG2_PIO1_0 IOCON_MUX(32, IOCON_TYPE_D, 0) /* PIO1_0 */ macro
DLPC51U68JBD64-pinctrl.h944 #define DMA0_TRIG2_PIO1_0 IOCON_MUX(32, IOCON_TYPE_D, 0) /* PIO1_0 */ macro
DLPC54114J256BD64-pinctrl.h1074 #define DMA0_TRIG2_PIO1_0 IOCON_MUX(32, IOCON_TYPE_D, 0) /* PIO1_0 */ macro
/hal_nxp-3.4.0/dts/nxp/nxp_imx/rt/
DMIMXRT595SFAWC-pinctrl.h2988 #define DMA0_TRIG2_PIO1_0 IOPCTL_MUX(32, 0) /* PIO1_0 */ macro
DMIMXRT595SFFOC-pinctrl.h2990 #define DMA0_TRIG2_PIO1_0 IOPCTL_MUX(32, 0) /* PIO1_0 */ macro
DMIMXRT685SFFOB-pinctrl.h2921 #define DMA0_TRIG2_PIO1_0 IOPCTL_MUX(32, 0) /* PIO1_0 */ macro
DMIMXRT685SFVKB-pinctrl.h2921 #define DMA0_TRIG2_PIO1_0 IOPCTL_MUX(32, 0) /* PIO1_0 */ macro