Home
last modified time | relevance | path

Searched refs:DMA0_TRIG1_PIO1_2 (Results 1 – 7 of 7) sorted by relevance

/hal_nxp-3.4.0/dts/nxp/lpc/
DLPC51U68JBD48-pinctrl.h944 #define DMA0_TRIG1_PIO1_2 IOCON_MUX(34, IOCON_TYPE_D, 0) /* PIO1_2 */ macro
DLPC54114J256UK49-pinctrl.h1075 #define DMA0_TRIG1_PIO1_2 IOCON_MUX(34, IOCON_TYPE_D, 0) /* PIO1_2 */ macro
DLPC51U68JBD64-pinctrl.h1003 #define DMA0_TRIG1_PIO1_2 IOCON_MUX(34, IOCON_TYPE_D, 0) /* PIO1_2 */ macro
DLPC54114J256BD64-pinctrl.h1143 #define DMA0_TRIG1_PIO1_2 IOCON_MUX(34, IOCON_TYPE_D, 0) /* PIO1_2 */ macro
/hal_nxp-3.4.0/dts/nxp/nxp_imx/rt/
DMIMXRT685SFAWBR-pinctrl.h2531 #define DMA0_TRIG1_PIO1_2 IOPCTL_MUX(34, 0) /* PIO1_2 */ macro
DMIMXRT685SFFOB-pinctrl.h3082 #define DMA0_TRIG1_PIO1_2 IOPCTL_MUX(34, 0) /* PIO1_2 */ macro
DMIMXRT685SFVKB-pinctrl.h3082 #define DMA0_TRIG1_PIO1_2 IOPCTL_MUX(34, 0) /* PIO1_2 */ macro