Home
last modified time | relevance | path

Searched refs:TPM_CnV_VAL_MASK (Results 1 – 11 of 11) sorted by relevance

/hal_nxp-2.7.6/mcux/devices/MKL25Z4/
DMKL25Z4.h4250 #define TPM_CnV_VAL_MASK (0xFFFFU) macro
4252 …) (((uint32_t)(((uint32_t)(x)) << TPM_CnV_VAL_SHIFT)) & TPM_CnV_VAL_MASK)
/hal_nxp-2.7.6/mcux/devices/MKW31Z4/
DMKW31Z4.h7091 #define TPM_CnV_VAL_MASK (0xFFFFU) macro
7093 …) (((uint32_t)(((uint32_t)(x)) << TPM_CnV_VAL_SHIFT)) & TPM_CnV_VAL_MASK)
/hal_nxp-2.7.6/mcux/devices/MKW40Z4/
DMKW40Z4.h7943 #define TPM_CnV_VAL_MASK 0xFFFFu macro
7946 …AL(x) (((uint32_t)(((uint32_t)(x))<<TPM_CnV_VAL_SHIFT))&TPM_CnV_VAL_MASK)
DMKW40Z4_extension.h23565 #define TPM_RD_CnV_VAL(base, index) ((TPM_CnV_REG(base, index) & TPM_CnV_VAL_MASK) >> TPM_CnV_VAL_S…
23569 #define TPM_WR_CnV_VAL(base, index, value) (TPM_RMW_CnV(base, index, TPM_CnV_VAL_MASK, TPM_CnV_VAL(…
/hal_nxp-2.7.6/mcux/devices/MKW21Z4/
DMKW21Z4.h7020 #define TPM_CnV_VAL_MASK (0xFFFFU) macro
7022 …) (((uint32_t)(((uint32_t)(x)) << TPM_CnV_VAL_SHIFT)) & TPM_CnV_VAL_MASK)
/hal_nxp-2.7.6/mcux/devices/MKW41Z4/
DMKW41Z4.h7091 #define TPM_CnV_VAL_MASK (0xFFFFU) macro
7093 …) (((uint32_t)(((uint32_t)(x)) << TPM_CnV_VAL_SHIFT)) & TPM_CnV_VAL_MASK)
/hal_nxp-2.7.6/mcux/devices/MKW20Z4/
DMKW20Z4.h7943 #define TPM_CnV_VAL_MASK 0xFFFFu macro
7946 …AL(x) (((uint32_t)(((uint32_t)(x))<<TPM_CnV_VAL_SHIFT))&TPM_CnV_VAL_MASK)
/hal_nxp-2.7.6/mcux/devices/MKW30Z4/
DMKW30Z4.h7943 #define TPM_CnV_VAL_MASK 0xFFFFu macro
7946 …AL(x) (((uint32_t)(((uint32_t)(x))<<TPM_CnV_VAL_SHIFT))&TPM_CnV_VAL_MASK)
/hal_nxp-2.7.6/mcux/devices/MK80F25615/
DMK80F25615.h23894 #define TPM_CnV_VAL_MASK (0xFFFFU) macro
23896 …) (((uint32_t)(((uint32_t)(x)) << TPM_CnV_VAL_SHIFT)) & TPM_CnV_VAL_MASK)
/hal_nxp-2.7.6/mcux/devices/MK82F25615/
DMK82F25615.h24874 #define TPM_CnV_VAL_MASK (0xFFFFU) macro
24876 …) (((uint32_t)(((uint32_t)(x)) << TPM_CnV_VAL_SHIFT)) & TPM_CnV_VAL_MASK)
/hal_nxp-2.7.6/mcux/devices/MK66F18/
DMK66F18.h24056 #define TPM_CnV_VAL_MASK (0xFFFFU) macro
24058 …) (((uint32_t)(((uint32_t)(x)) << TPM_CnV_VAL_SHIFT)) & TPM_CnV_VAL_MASK)