Home
last modified time | relevance | path

Searched refs:TPM2_BASE (Results 1 – 10 of 10) sorted by relevance

/hal_nxp-2.7.6/mcux/devices/MKL25Z4/
DMKL25Z4.h4319 #define TPM2_BASE (0x4003A000u) macro
4321 #define TPM2 ((TPM_Type *)TPM2_BASE)
4323 #define TPM_BASE_ADDRS { TPM0_BASE, TPM1_BASE, TPM2_BASE }
/hal_nxp-2.7.6/mcux/devices/MKW31Z4/
DMKW31Z4.h7222 #define TPM2_BASE (0x4003A000u) macro
7224 #define TPM2 ((TPM_Type *)TPM2_BASE)
7226 #define TPM_BASE_ADDRS { TPM0_BASE, TPM1_BASE, TPM2_BASE }
/hal_nxp-2.7.6/mcux/devices/MKW40Z4/
DMKW40Z4.h8066 #define TPM2_BASE (0x4003A000u) macro
8068 #define TPM2 ((TPM_Type *)TPM2_BASE)
8071 #define TPM_BASE_ADDRS { TPM0_BASE, TPM1_BASE, TPM2_BASE }
/hal_nxp-2.7.6/mcux/devices/MKW21Z4/
DMKW21Z4.h7151 #define TPM2_BASE (0x4003A000u) macro
7153 #define TPM2 ((TPM_Type *)TPM2_BASE)
7155 #define TPM_BASE_ADDRS { TPM0_BASE, TPM1_BASE, TPM2_BASE }
/hal_nxp-2.7.6/mcux/devices/MKW41Z4/
DMKW41Z4.h7222 #define TPM2_BASE (0x4003A000u) macro
7224 #define TPM2 ((TPM_Type *)TPM2_BASE)
7226 #define TPM_BASE_ADDRS { TPM0_BASE, TPM1_BASE, TPM2_BASE }
/hal_nxp-2.7.6/mcux/devices/MKW20Z4/
DMKW20Z4.h8066 #define TPM2_BASE (0x4003A000u) macro
8068 #define TPM2 ((TPM_Type *)TPM2_BASE)
8071 #define TPM_BASE_ADDRS { TPM0_BASE, TPM1_BASE, TPM2_BASE }
/hal_nxp-2.7.6/mcux/devices/MKW30Z4/
DMKW30Z4.h8066 #define TPM2_BASE (0x4003A000u) macro
8068 #define TPM2 ((TPM_Type *)TPM2_BASE)
8071 #define TPM_BASE_ADDRS { TPM0_BASE, TPM1_BASE, TPM2_BASE }
/hal_nxp-2.7.6/mcux/devices/MK80F25615/
DMK80F25615.h24095 #define TPM2_BASE (0x400CA000u) macro
24097 #define TPM2 ((TPM_Type *)TPM2_BASE)
24099 #define TPM_BASE_ADDRS { 0u, TPM1_BASE, TPM2_BASE }
/hal_nxp-2.7.6/mcux/devices/MK82F25615/
DMK82F25615.h25075 #define TPM2_BASE (0x400CA000u) macro
25077 #define TPM2 ((TPM_Type *)TPM2_BASE)
25079 #define TPM_BASE_ADDRS { 0u, TPM1_BASE, TPM2_BASE }
/hal_nxp-2.7.6/mcux/devices/MK66F18/
DMK66F18.h24257 #define TPM2_BASE (0x400CA000u) macro
24259 #define TPM2 ((TPM_Type *)TPM2_BASE)
24261 #define TPM_BASE_ADDRS { 0u, TPM1_BASE, TPM2_BASE }