Home
last modified time | relevance | path

Searched refs:TEMPMON_TEMPSENSE0_TOG_POWER_DOWN_MASK (Results 1 – 10 of 10) sorted by relevance

/hal_nxp-2.7.6/mcux/devices/MIMXRT1011/
DMIMXRT1011.h25285 #define TEMPMON_TEMPSENSE0_TOG_POWER_DOWN_MASK (0x1U) macro
25291 …int32_t)(x)) << TEMPMON_TEMPSENSE0_TOG_POWER_DOWN_SHIFT)) & TEMPMON_TEMPSENSE0_TOG_POWER_DOWN_MASK)
/hal_nxp-2.7.6/mcux/devices/MIMXRT1015/
DMIMXRT1015.h27599 #define TEMPMON_TEMPSENSE0_TOG_POWER_DOWN_MASK (0x1U) macro
27605 …int32_t)(x)) << TEMPMON_TEMPSENSE0_TOG_POWER_DOWN_SHIFT)) & TEMPMON_TEMPSENSE0_TOG_POWER_DOWN_MASK)
/hal_nxp-2.7.6/mcux/devices/MIMXRT1021/
DMIMXRT1021.h36883 #define TEMPMON_TEMPSENSE0_TOG_POWER_DOWN_MASK (0x1U) macro
36889 …int32_t)(x)) << TEMPMON_TEMPSENSE0_TOG_POWER_DOWN_SHIFT)) & TEMPMON_TEMPSENSE0_TOG_POWER_DOWN_MASK)
/hal_nxp-2.7.6/mcux/devices/MIMXRT1024/
DMIMXRT1024.h36865 #define TEMPMON_TEMPSENSE0_TOG_POWER_DOWN_MASK (0x1U) macro
36871 …int32_t)(x)) << TEMPMON_TEMPSENSE0_TOG_POWER_DOWN_SHIFT)) & TEMPMON_TEMPSENSE0_TOG_POWER_DOWN_MASK)
/hal_nxp-2.7.6/mcux/devices/MIMXRT1051/
DMIMXRT1051.h33702 #define TEMPMON_TEMPSENSE0_TOG_POWER_DOWN_MASK (0x1U) macro
33708 …int32_t)(x)) << TEMPMON_TEMPSENSE0_TOG_POWER_DOWN_SHIFT)) & TEMPMON_TEMPSENSE0_TOG_POWER_DOWN_MASK)
/hal_nxp-2.7.6/mcux/devices/MIMXRT1052/
DMIMXRT1052.h42253 #define TEMPMON_TEMPSENSE0_TOG_POWER_DOWN_MASK (0x1U) macro
42259 …int32_t)(x)) << TEMPMON_TEMPSENSE0_TOG_POWER_DOWN_SHIFT)) & TEMPMON_TEMPSENSE0_TOG_POWER_DOWN_MASK)
/hal_nxp-2.7.6/mcux/devices/MIMXRT1061/
DMIMXRT1061.h36110 #define TEMPMON_TEMPSENSE0_TOG_POWER_DOWN_MASK (0x1U) macro
36116 …int32_t)(x)) << TEMPMON_TEMPSENSE0_TOG_POWER_DOWN_SHIFT)) & TEMPMON_TEMPSENSE0_TOG_POWER_DOWN_MASK)
/hal_nxp-2.7.6/mcux/devices/MIMXRT1062/
DMIMXRT1062.h44912 #define TEMPMON_TEMPSENSE0_TOG_POWER_DOWN_MASK (0x1U) macro
44918 …int32_t)(x)) << TEMPMON_TEMPSENSE0_TOG_POWER_DOWN_SHIFT)) & TEMPMON_TEMPSENSE0_TOG_POWER_DOWN_MASK)
/hal_nxp-2.7.6/mcux/devices/MIMXRT1064/
DMIMXRT1064.h44838 #define TEMPMON_TEMPSENSE0_TOG_POWER_DOWN_MASK (0x1U) macro
44844 …int32_t)(x)) << TEMPMON_TEMPSENSE0_TOG_POWER_DOWN_SHIFT)) & TEMPMON_TEMPSENSE0_TOG_POWER_DOWN_MASK)
/hal_nxp-2.7.6/imx/devices/MCIMX6X/
DMCIMX6X_M4.h34960 #define TEMPMON_TEMPSENSE0_TOG_POWER_DOWN_MASK 0x1u macro