Home
last modified time | relevance | path

Searched refs:SIM_SCGC5_PORTA_MASK (Results 1 – 17 of 17) sorted by relevance

/hal_nxp-2.7.6/mcux/devices/MKL25Z4/
DMKL25Z4.h3811 #define SIM_SCGC5_PORTA_MASK (0x200U) macro
3813 … (((uint32_t)(((uint32_t)(x)) << SIM_SCGC5_PORTA_SHIFT)) & SIM_SCGC5_PORTA_MASK)
/hal_nxp-2.7.6/mcux/devices/MK22F51212/
DMK22F51212.h12131 #define SIM_SCGC5_PORTA_MASK (0x200U) macro
12137 … (((uint32_t)(((uint32_t)(x)) << SIM_SCGC5_PORTA_SHIFT)) & SIM_SCGC5_PORTA_MASK)
/hal_nxp-2.7.6/mcux/devices/MKW24D5/
DMKW24D5.h6596 #define SIM_SCGC5_PORTA_MASK (0x200U) macro
6598 … (((uint32_t)(((uint32_t)(x)) << SIM_SCGC5_PORTA_SHIFT)) & SIM_SCGC5_PORTA_MASK)
/hal_nxp-2.7.6/mcux/devices/MKW22D5/
DMKW22D5.h6596 #define SIM_SCGC5_PORTA_MASK (0x200U) macro
6598 … (((uint32_t)(((uint32_t)(x)) << SIM_SCGC5_PORTA_SHIFT)) & SIM_SCGC5_PORTA_MASK)
/hal_nxp-2.7.6/mcux/devices/MKW31Z4/
DMKW31Z4.h6412 #define SIM_SCGC5_PORTA_MASK (0x200U) macro
6414 … (((uint32_t)(((uint32_t)(x)) << SIM_SCGC5_PORTA_SHIFT)) & SIM_SCGC5_PORTA_MASK)
/hal_nxp-2.7.6/mcux/devices/MK64F12/
DMK64F12.h21783 #define SIM_SCGC5_PORTA_MASK (0x200U) macro
21789 … (((uint32_t)(((uint32_t)(x)) << SIM_SCGC5_PORTA_SHIFT)) & SIM_SCGC5_PORTA_MASK)
/hal_nxp-2.7.6/mcux/devices/MKW40Z4/
DMKW40Z4.h6975 #define SIM_SCGC5_PORTA_MASK 0x200u macro
6978 …) (((uint32_t)(((uint32_t)(x))<<SIM_SCGC5_PORTA_SHIFT))&SIM_SCGC5_PORTA_MASK)
DMKW40Z4_extension.h20042 #define SIM_RD_SCGC5_PORTA(base) ((SIM_SCGC5_REG(base) & SIM_SCGC5_PORTA_MASK) >> SIM_SCGC5_PORTA_S…
20046 #define SIM_WR_SCGC5_PORTA(base, value) (SIM_RMW_SCGC5(base, SIM_SCGC5_PORTA_MASK, SIM_SCGC5_PORTA(…
/hal_nxp-2.7.6/mcux/devices/MKW21Z4/
DMKW21Z4.h6341 #define SIM_SCGC5_PORTA_MASK (0x200U) macro
6343 … (((uint32_t)(((uint32_t)(x)) << SIM_SCGC5_PORTA_SHIFT)) & SIM_SCGC5_PORTA_MASK)
/hal_nxp-2.7.6/mcux/devices/MKW41Z4/
DMKW41Z4.h6412 #define SIM_SCGC5_PORTA_MASK (0x200U) macro
6414 … (((uint32_t)(((uint32_t)(x)) << SIM_SCGC5_PORTA_SHIFT)) & SIM_SCGC5_PORTA_MASK)
/hal_nxp-2.7.6/mcux/devices/MKW20Z4/
DMKW20Z4.h6975 #define SIM_SCGC5_PORTA_MASK 0x200u macro
6978 …) (((uint32_t)(((uint32_t)(x))<<SIM_SCGC5_PORTA_SHIFT))&SIM_SCGC5_PORTA_MASK)
/hal_nxp-2.7.6/mcux/devices/MKW30Z4/
DMKW30Z4.h6975 #define SIM_SCGC5_PORTA_MASK 0x200u macro
6978 …) (((uint32_t)(((uint32_t)(x))<<SIM_SCGC5_PORTA_SHIFT))&SIM_SCGC5_PORTA_MASK)
/hal_nxp-2.7.6/mcux/devices/MKV56F24/
DMKV56F24.h19758 #define SIM_SCGC5_PORTA_MASK (0x200U) macro
19764 … (((uint32_t)(((uint32_t)(x)) << SIM_SCGC5_PORTA_SHIFT)) & SIM_SCGC5_PORTA_MASK)
/hal_nxp-2.7.6/mcux/devices/MK80F25615/
DMK80F25615.h22249 #define SIM_SCGC5_PORTA_MASK (0x200U) macro
22255 … (((uint32_t)(((uint32_t)(x)) << SIM_SCGC5_PORTA_SHIFT)) & SIM_SCGC5_PORTA_MASK)
/hal_nxp-2.7.6/mcux/devices/MKV58F24/
DMKV58F24.h21098 #define SIM_SCGC5_PORTA_MASK (0x200U) macro
21104 … (((uint32_t)(((uint32_t)(x)) << SIM_SCGC5_PORTA_SHIFT)) & SIM_SCGC5_PORTA_MASK)
/hal_nxp-2.7.6/mcux/devices/MK82F25615/
DMK82F25615.h23229 #define SIM_SCGC5_PORTA_MASK (0x200U) macro
23235 … (((uint32_t)(((uint32_t)(x)) << SIM_SCGC5_PORTA_SHIFT)) & SIM_SCGC5_PORTA_MASK)
/hal_nxp-2.7.6/mcux/devices/MK66F18/
DMK66F18.h22363 #define SIM_SCGC5_PORTA_MASK (0x200U) macro
22369 … (((uint32_t)(((uint32_t)(x)) << SIM_SCGC5_PORTA_SHIFT)) & SIM_SCGC5_PORTA_MASK)