Home
last modified time | relevance | path

Searched refs:SIM_CLKDIV1_OUTDIV4_MASK (Results 1 – 25 of 28) sorted by relevance

12

/hal_nxp-2.7.6/mcux/devices/MKW41Z4/
Dfsl_clock.c118 #define SIM_CLKDIV1_OUTDIV4_VAL ((SIM->CLKDIV1 & SIM_CLKDIV1_OUTDIV4_MASK) >> SIM_CLKDIV1_OUTDIV4_S…
DMKW41Z4.h6493 #define SIM_CLKDIV1_OUTDIV4_MASK (0x70000U) macro
6495 … (((uint32_t)(((uint32_t)(x)) << SIM_CLKDIV1_OUTDIV4_SHIFT)) & SIM_CLKDIV1_OUTDIV4_MASK)
/hal_nxp-2.7.6/mcux/devices/MKL25Z4/
Dfsl_clock.c90 #define SIM_CLKDIV1_OUTDIV4_VAL ((SIM->CLKDIV1 & SIM_CLKDIV1_OUTDIV4_MASK) >> SIM_CLKDIV1_OUTDIV4_S…
DMKL25Z4.h3862 #define SIM_CLKDIV1_OUTDIV4_MASK (0x70000U) macro
3864 … (((uint32_t)(((uint32_t)(x)) << SIM_CLKDIV1_OUTDIV4_SHIFT)) & SIM_CLKDIV1_OUTDIV4_MASK)
/hal_nxp-2.7.6/mcux/devices/MKW22D5/
Dfsl_clock.c91 #define SIM_CLKDIV1_OUTDIV4_VAL ((SIM->CLKDIV1 & SIM_CLKDIV1_OUTDIV4_MASK) >> SIM_CLKDIV1_OUTDIV4_S…
DMKW22D5.h6665 #define SIM_CLKDIV1_OUTDIV4_MASK (0xF0000U) macro
6667 … (((uint32_t)(((uint32_t)(x)) << SIM_CLKDIV1_OUTDIV4_SHIFT)) & SIM_CLKDIV1_OUTDIV4_MASK)
/hal_nxp-2.7.6/mcux/devices/MKW24D5/
Dfsl_clock.c91 #define SIM_CLKDIV1_OUTDIV4_VAL ((SIM->CLKDIV1 & SIM_CLKDIV1_OUTDIV4_MASK) >> SIM_CLKDIV1_OUTDIV4_S…
DMKW24D5.h6665 #define SIM_CLKDIV1_OUTDIV4_MASK (0xF0000U) macro
6667 … (((uint32_t)(((uint32_t)(x)) << SIM_CLKDIV1_OUTDIV4_SHIFT)) & SIM_CLKDIV1_OUTDIV4_MASK)
/hal_nxp-2.7.6/mcux/devices/MKV58F24/
Dfsl_clock.c74 #define SIM_CLKDIV1_OUTDIV4_VAL ((uint32_t)(SIM->CLKDIV1 & SIM_CLKDIV1_OUTDIV4_MASK) >> SIM_CLKDIV1…
DMKV58F24.h21313 #define SIM_CLKDIV1_OUTDIV4_MASK (0xF0000U) macro
21333 … (((uint32_t)(((uint32_t)(x)) << SIM_CLKDIV1_OUTDIV4_SHIFT)) & SIM_CLKDIV1_OUTDIV4_MASK)
/hal_nxp-2.7.6/mcux/devices/MKV56F24/
Dfsl_clock.c74 #define SIM_CLKDIV1_OUTDIV4_VAL ((uint32_t)(SIM->CLKDIV1 & SIM_CLKDIV1_OUTDIV4_MASK) >> SIM_CLKDIV1…
DMKV56F24.h19973 #define SIM_CLKDIV1_OUTDIV4_MASK (0xF0000U) macro
19993 … (((uint32_t)(((uint32_t)(x)) << SIM_CLKDIV1_OUTDIV4_SHIFT)) & SIM_CLKDIV1_OUTDIV4_MASK)
/hal_nxp-2.7.6/mcux/devices/MK22F51212/
Dfsl_clock.c74 #define SIM_CLKDIV1_OUTDIV4_VAL ((SIM->CLKDIV1 & SIM_CLKDIV1_OUTDIV4_MASK) >> SIM_CLKDIV1_OUTDIV4_S…
DMK22F51212.h12321 #define SIM_CLKDIV1_OUTDIV4_MASK (0xF0000U) macro
12341 … (((uint32_t)(((uint32_t)(x)) << SIM_CLKDIV1_OUTDIV4_SHIFT)) & SIM_CLKDIV1_OUTDIV4_MASK)
/hal_nxp-2.7.6/mcux/devices/MK64F12/
Dfsl_clock.c74 #define SIM_CLKDIV1_OUTDIV4_VAL ((SIM->CLKDIV1 & SIM_CLKDIV1_OUTDIV4_MASK) >> SIM_CLKDIV1_OUTDIV4_S…
DMK64F12.h21993 #define SIM_CLKDIV1_OUTDIV4_MASK (0xF0000U) macro
22013 … (((uint32_t)(((uint32_t)(x)) << SIM_CLKDIV1_OUTDIV4_SHIFT)) & SIM_CLKDIV1_OUTDIV4_MASK)
/hal_nxp-2.7.6/mcux/devices/MK80F25615/
Dfsl_clock.c74 #define SIM_CLKDIV1_OUTDIV4_VAL ((SIM->CLKDIV1 & SIM_CLKDIV1_OUTDIV4_MASK) >> SIM_CLKDIV1_OUTDIV4_S…
DMK80F25615.h22429 #define SIM_CLKDIV1_OUTDIV4_MASK (0xF0000U) macro
22449 … (((uint32_t)(((uint32_t)(x)) << SIM_CLKDIV1_OUTDIV4_SHIFT)) & SIM_CLKDIV1_OUTDIV4_MASK)
/hal_nxp-2.7.6/mcux/devices/MK82F25615/
Dfsl_clock.c74 #define SIM_CLKDIV1_OUTDIV4_VAL ((SIM->CLKDIV1 & SIM_CLKDIV1_OUTDIV4_MASK) >> SIM_CLKDIV1_OUTDIV4_S…
/hal_nxp-2.7.6/mcux/devices/MK66F18/
Dfsl_clock.c74 #define SIM_CLKDIV1_OUTDIV4_VAL ((SIM->CLKDIV1 & SIM_CLKDIV1_OUTDIV4_MASK) >> SIM_CLKDIV1_OUTDIV4_S…
/hal_nxp-2.7.6/mcux/devices/MKW31Z4/
DMKW31Z4.h6493 #define SIM_CLKDIV1_OUTDIV4_MASK (0x70000U) macro
6495 … (((uint32_t)(((uint32_t)(x)) << SIM_CLKDIV1_OUTDIV4_SHIFT)) & SIM_CLKDIV1_OUTDIV4_MASK)
/hal_nxp-2.7.6/mcux/devices/MKW40Z4/
DMKW40Z4.h7070 #define SIM_CLKDIV1_OUTDIV4_MASK 0x70000u macro
7073 … (((uint32_t)(((uint32_t)(x))<<SIM_CLKDIV1_OUTDIV4_SHIFT))&SIM_CLKDIV1_OUTDIV4_MASK)
/hal_nxp-2.7.6/mcux/devices/MKW21Z4/
DMKW21Z4.h6422 #define SIM_CLKDIV1_OUTDIV4_MASK (0x70000U) macro
6424 … (((uint32_t)(((uint32_t)(x)) << SIM_CLKDIV1_OUTDIV4_SHIFT)) & SIM_CLKDIV1_OUTDIV4_MASK)
/hal_nxp-2.7.6/mcux/devices/MKW20Z4/
DMKW20Z4.h7070 #define SIM_CLKDIV1_OUTDIV4_MASK 0x70000u macro
7073 … (((uint32_t)(((uint32_t)(x))<<SIM_CLKDIV1_OUTDIV4_SHIFT))&SIM_CLKDIV1_OUTDIV4_MASK)
/hal_nxp-2.7.6/mcux/devices/MKW30Z4/
DMKW30Z4.h7070 #define SIM_CLKDIV1_OUTDIV4_MASK 0x70000u macro
7073 … (((uint32_t)(((uint32_t)(x))<<SIM_CLKDIV1_OUTDIV4_SHIFT))&SIM_CLKDIV1_OUTDIV4_MASK)

12