Home
last modified time | relevance | path

Searched refs:PSOR (Results 1 – 23 of 23) sorted by relevance

/hal_nxp-2.7.6/mcux/drivers/kinetis/
Dfsl_smartcard_phy_tda8035.c249 ((GPIO_Type *)gpio_base[config->vsel1Port])->PSOR |= ((uint32_t)1u << config->vsel1Pin); in SMARTCARD_PHY_Init()
258 ((GPIO_Type *)gpio_base[config->vsel0Port])->PSOR |= ((uint32_t)1u << config->vsel0Pin); in SMARTCARD_PHY_Init()
272 ((GPIO_Type *)gpio_base[config->controlPort])->PSOR |= ((uint32_t)1u << config->controlPin); in SMARTCARD_PHY_Init()
327 ((GPIO_Type *)gpio_base[context->interfaceConfig.controlPort])->PSOR |= in SMARTCARD_PHY_Activate()
379 …((GPIO_Type *)gpio_base[context->interfaceConfig.resetPort])->PSOR |= (1u << context->interfaceCon… in SMARTCARD_PHY_Activate()
429 …((GPIO_Type *)gpio_base[context->interfaceConfig.controlPort])->PSOR |= (1u << context->interfaceC… in SMARTCARD_PHY_Deactivate()
Dfsl_gpio.h171 base->PSOR = GPIO_FIT_REG(1UL << pin); in GPIO_PinWrite()
194 base->PSOR = GPIO_FIT_REG(mask); in GPIO_PortSet()
484 base->PSOR = 1UL << pin; in FGPIO_PinWrite()
496 base->PSOR = mask; in FGPIO_PortSet()
/hal_nxp-2.7.6/mcux/devices/MKW22D5/
Dsystem_MKW22D5.c94 GPIOB->PSOR = 0x00080000u; /* Set XCVR RESET pin*/ in ExtClk_Setup_HookUp()
DMKW22D5.h3728 __O uint32_t PSOR; /**< Port Set Output Register, offset: 0x4 */ member
/hal_nxp-2.7.6/mcux/devices/MKW24D5/
Dsystem_MKW24D5.c94 GPIOB->PSOR = 0x00080000u; /* Set XCVR RESET pin*/ in ExtClk_Setup_HookUp()
DMKW24D5.h3728 __O uint32_t PSOR; /**< Port Set Output Register, offset: 0x4 */ member
/hal_nxp-2.7.6/mcux/devices/MKL25Z4/
DMKL25Z4.h1070 __O uint32_t PSOR; /**< Port Set Output Register, offset: 0x4 */ member
1360 __O uint32_t PSOR; /**< Port Set Output Register, offset: 0x4 */ member
/hal_nxp-2.7.6/mcux/devices/MKW40Z4/
DMKW40Z4.h1950 __O uint32_t PSOR; /**< Port Set Output Register, offset: 0x4 */ member
1969 #define FGPIO_PSOR_REG(base) ((base)->PSOR)
2528 __O uint32_t PSOR; /**< Port Set Output Register, offset: 0x4 */ member
2547 #define GPIO_PSOR_REG(base) ((base)->PSOR)
/hal_nxp-2.7.6/mcux/devices/MKW20Z4/
DMKW20Z4.h1950 __O uint32_t PSOR; /**< Port Set Output Register, offset: 0x4 */ member
1969 #define FGPIO_PSOR_REG(base) ((base)->PSOR)
2528 __O uint32_t PSOR; /**< Port Set Output Register, offset: 0x4 */ member
2547 #define GPIO_PSOR_REG(base) ((base)->PSOR)
/hal_nxp-2.7.6/mcux/devices/MKW30Z4/
DMKW30Z4.h1950 __O uint32_t PSOR; /**< Port Set Output Register, offset: 0x4 */ member
1969 #define FGPIO_PSOR_REG(base) ((base)->PSOR)
2528 __O uint32_t PSOR; /**< Port Set Output Register, offset: 0x4 */ member
2547 #define GPIO_PSOR_REG(base) ((base)->PSOR)
/hal_nxp-2.7.6/mcux/devices/MKW31Z4/
DMKW31Z4.h2210 __O uint32_t PSOR; /**< Port Set Output Register, offset: 0x4 */ member
3081 __O uint32_t PSOR; /**< Port Set Output Register, offset: 0x4 */ member
/hal_nxp-2.7.6/mcux/devices/MKW21Z4/
DMKW21Z4.h2139 __O uint32_t PSOR; /**< Port Set Output Register, offset: 0x4 */ member
3010 __O uint32_t PSOR; /**< Port Set Output Register, offset: 0x4 */ member
/hal_nxp-2.7.6/mcux/devices/MKW41Z4/
DMKW41Z4.h2210 __O uint32_t PSOR; /**< Port Set Output Register, offset: 0x4 */ member
3081 __O uint32_t PSOR; /**< Port Set Output Register, offset: 0x4 */ member
/hal_nxp-2.7.6/mcux/devices/MK22F51212/
DMK22F51212.h6109 __O uint32_t PSOR; /**< Port Set Output Register, offset: 0x4 */ member
/hal_nxp-2.7.6/mcux/devices/MKE14F16/
DMKE14F16.h6909 __O uint32_t PSOR; /**< Port Set Output Register, offset: 0x4 */ member
/hal_nxp-2.7.6/mcux/devices/MKE16F16/
DMKE16F16.h7713 __O uint32_t PSOR; /**< Port Set Output Register, offset: 0x4 */ member
/hal_nxp-2.7.6/mcux/devices/MKE18F16/
DMKE18F16.h7718 __O uint32_t PSOR; /**< Port Set Output Register, offset: 0x4 */ member
/hal_nxp-2.7.6/mcux/devices/MK64F12/
DMK64F12.h14319 __O uint32_t PSOR; /**< Port Set Output Register, offset: 0x4 */ member
/hal_nxp-2.7.6/mcux/devices/MKV56F24/
DMKV56F24.h12325 __O uint32_t PSOR; /**< Port Set Output Register, offset: 0x4 */ member
/hal_nxp-2.7.6/mcux/devices/MK80F25615/
DMK80F25615.h12608 __O uint32_t PSOR; /**< Port Set Output Register, offset: 0x4 */ member
/hal_nxp-2.7.6/mcux/devices/MKV58F24/
DMKV58F24.h13665 __O uint32_t PSOR; /**< Port Set Output Register, offset: 0x4 */ member
/hal_nxp-2.7.6/mcux/devices/MK82F25615/
DMK82F25615.h12602 __O uint32_t PSOR; /**< Port Set Output Register, offset: 0x4 */ member
/hal_nxp-2.7.6/mcux/devices/MK66F18/
DMK66F18.h13605 __O uint32_t PSOR; /**< Port Set Output Register, offset: 0x4 */ member