Home
last modified time | relevance | path

Searched refs:PORTSC1 (Results 1 – 20 of 20) sorted by relevance

/hal_nxp-2.7.6/mcux/middleware/usb/device/
Dusb_device_ehci.c755 if (0U == (ehciState->registerBase->PORTSC1 & USBHS_PORTSC1_PR_MASK)) in USB_DeviceEhciInterruptPortChange()
758 if (0U != (ehciState->registerBase->PORTSC1 & USBHS_PORTSC1_HSP_MASK)) in USB_DeviceEhciInterruptPortChange()
777 …if ((0U != ehciState->isSuspending) && (0U == (ehciState->registerBase->PORTSC1 & USBHS_PORTSC1_SU… in USB_DeviceEhciInterruptPortChange()
814 if (0U != (ehciState->registerBase->PORTSC1 & USBHS_PORTSC1_PR_MASK)) in USB_DeviceEhciInterruptReset()
854 if (0U != (ehciState->registerBase->PORTSC1 & USBHS_PORTSC1_SUSP_MASK)) in USB_DeviceEhciInterruptSuspend()
1306 ehciState->registerBase->PORTSC1 |= USB_PORTSC1_PFSC_MASK; in USB_DeviceEhciInit()
1696 ehciState->registerBase->PORTSC1 &= ~USBHS_PORTSC1_PHCD_MASK; in USB_DeviceEhciControl()
1697 ehciState->registerBase->PORTSC1 |= USBHS_PORTSC1_FPR_MASK; in USB_DeviceEhciControl()
1703 ehciState->registerBase->PORTSC1 &= ~USBHS_PORTSC1_FPR_MASK; in USB_DeviceEhciControl()
1720 ehciState->registerBase->PORTSC1 |= USBHS_PORTSC1_PHCD_MASK; in USB_DeviceEhciControl()
[all …]
/hal_nxp-2.7.6/mcux/devices/LPC55S28/
DLPC55S28.h26990 …__IO uint32_t PORTSC1; /**< Port Status and Control register, offset: 0x… member
/hal_nxp-2.7.6/mcux/devices/LPC55S69/
DLPC55S69_cm33_core0.h27622 …__IO uint32_t PORTSC1; /**< Port Status and Control register, offset: 0x… member
DLPC55S69_cm33_core1.h27622 …__IO uint32_t PORTSC1; /**< Port Status and Control register, offset: 0x… member
/hal_nxp-2.7.6/mcux/devices/LPC55S16/
DLPC55S16.h26614 …__IO uint32_t PORTSC1; /**< Port Status and Control register, offset: 0x… member
/hal_nxp-2.7.6/mcux/devices/MK66F18/
DMK66F18.h26540 …__IO uint32_t PORTSC1; /**< Port Status and Control Registers, offset: 0… member
/hal_nxp-2.7.6/imx/devices/MCIMX7D/
DMCIMX7D_M4.h41904 …__IO uint32_t PORTSC1; /**< Port Status & Control, offset: 0x184 */ member
41963 #define USB_PORTSC1_REG(base) ((base)->PORTSC1)
/hal_nxp-2.7.6/mcux/devices/MIMXRT1011/
DMIMXRT1011.h26129 __IO uint32_t PORTSC1; /**< Port Status & Control, offset: 0x184 */ member
/hal_nxp-2.7.6/mcux/devices/MIMXRT1015/
DMIMXRT1015.h28927 __IO uint32_t PORTSC1; /**< Port Status & Control, offset: 0x184 */ member
/hal_nxp-2.7.6/mcux/devices/MIMXRT685S/
DMIMXRT685S_cm33.h36587 …__IO uint32_t PORTSC1; /**< Port Status and Control register, offset: 0x… member
/hal_nxp-2.7.6/mcux/devices/MIMXRT1021/
DMIMXRT1021.h38385 __IO uint32_t PORTSC1; /**< Port Status & Control, offset: 0x184 */ member
/hal_nxp-2.7.6/mcux/devices/MIMXRT1024/
DMIMXRT1024.h38367 __IO uint32_t PORTSC1; /**< Port Status & Control, offset: 0x184 */ member
/hal_nxp-2.7.6/mcux/devices/MIMXRT1051/
DMIMXRT1051.h35489 __IO uint32_t PORTSC1; /**< Port Status & Control, offset: 0x184 */ member
/hal_nxp-2.7.6/mcux/devices/MIMXRT1052/
DMIMXRT1052.h44263 __IO uint32_t PORTSC1; /**< Port Status & Control, offset: 0x184 */ member
/hal_nxp-2.7.6/mcux/devices/MIMXRT1061/
DMIMXRT1061.h37897 __IO uint32_t PORTSC1; /**< Port Status & Control, offset: 0x184 */ member
/hal_nxp-2.7.6/mcux/devices/MIMXRT1062/
DMIMXRT1062.h46922 __IO uint32_t PORTSC1; /**< Port Status & Control, offset: 0x184 */ member
/hal_nxp-2.7.6/mcux/devices/MIMXRT1064/
DMIMXRT1064.h46848 __IO uint32_t PORTSC1; /**< Port Status & Control, offset: 0x184 */ member
/hal_nxp-2.7.6/mcux/devices/MIMX8MM6/
DMIMX8MM6_cm4.h50856 __IO uint32_t PORTSC1; /**< Port Status & Control, offset: 0x184 */ member
/hal_nxp-2.7.6/mcux/devices/MIMXRT1176/
DMIMXRT1176_cm7.h92486 __IO uint32_t PORTSC1; /**< Port Status & Control, offset: 0x184 */ member
DMIMXRT1176_cm4.h93417 __IO uint32_t PORTSC1; /**< Port Status & Control, offset: 0x184 */ member