Home
last modified time | relevance | path

Searched refs:PLL0NDEC (Results 1 – 11 of 11) sorted by relevance

/hal_nxp-2.7.6/mcux/devices/LPC55S28/
Dfsl_clock.c1093 preDiv = SYSCON->PLL0NDEC & SYSCON_PLL0NDEC_NDIV_MASK; in findPll0PreDiv()
1535 Setup.pllndec = SYSCON->PLL0NDEC; in CLOCK_GetPLL0OutClockRate()
1611 SYSCON->PLL0NDEC = pSetup->pllndec; in CLOCK_SetupPLL0Prec()
1612 SYSCON->PLL0NDEC = pSetup->pllndec | (1UL << SYSCON_PLL0NDEC_NREQ_SHIFT); /* latch */ in CLOCK_SetupPLL0Prec()
1685 SYSCON->PLL0NDEC = pSetup->pllndec; in CLOCK_SetPLL0Freq()
1686 SYSCON->PLL0NDEC = pSetup->pllndec | (1UL << SYSCON_PLL0NDEC_NREQ_SHIFT); /* latch */ in CLOCK_SetPLL0Freq()
1853 …SYSCON->PLL0NDEC = ndec | (1UL << SYSCON_PLL0NDEC_NREQ_SHIFT); /* set Pdec value and assert preq */ in CLOCK_SetupPLL0Mult()
Dsystem_LPC55S28.c67 preDiv = SYSCON->PLL0NDEC & SYSCON_PLL0NDEC_NDIV_MASK; in findPll0PreDiv()
DLPC55S28.h20271 __IO uint32_t PLL0NDEC; /**< PLL0 550m N divider, offset: 0x588 */ member
/hal_nxp-2.7.6/mcux/devices/LPC55S69/
Dfsl_clock.c1093 preDiv = SYSCON->PLL0NDEC & SYSCON_PLL0NDEC_NDIV_MASK; in findPll0PreDiv()
1535 Setup.pllndec = SYSCON->PLL0NDEC; in CLOCK_GetPLL0OutClockRate()
1611 SYSCON->PLL0NDEC = pSetup->pllndec; in CLOCK_SetupPLL0Prec()
1612 SYSCON->PLL0NDEC = pSetup->pllndec | (1UL << SYSCON_PLL0NDEC_NREQ_SHIFT); /* latch */ in CLOCK_SetupPLL0Prec()
1685 SYSCON->PLL0NDEC = pSetup->pllndec; in CLOCK_SetPLL0Freq()
1686 SYSCON->PLL0NDEC = pSetup->pllndec | (1UL << SYSCON_PLL0NDEC_NREQ_SHIFT); /* latch */ in CLOCK_SetPLL0Freq()
1853 …SYSCON->PLL0NDEC = ndec | (1UL << SYSCON_PLL0NDEC_NREQ_SHIFT); /* set Pdec value and assert preq */ in CLOCK_SetupPLL0Mult()
Dsystem_LPC55S69_cm33_core1.c68 preDiv = SYSCON->PLL0NDEC & SYSCON_PLL0NDEC_NDIV_MASK; in findPll0PreDiv()
Dsystem_LPC55S69_cm33_core0.c68 preDiv = SYSCON->PLL0NDEC & SYSCON_PLL0NDEC_NDIV_MASK; in findPll0PreDiv()
DLPC55S69_cm33_core0.h20871 __IO uint32_t PLL0NDEC; /**< PLL0 550m N divider, offset: 0x588 */ member
DLPC55S69_cm33_core1.h20871 __IO uint32_t PLL0NDEC; /**< PLL0 550m N divider, offset: 0x588 */ member
/hal_nxp-2.7.6/mcux/devices/LPC55S16/
Dfsl_clock.c1064 preDiv = SYSCON->PLL0NDEC & SYSCON_PLL0NDEC_NDIV_MASK; in findPll0PreDiv()
1581 Setup.pllndec = SYSCON->PLL0NDEC; in CLOCK_GetPLL0OutClockRate()
1683 SYSCON->PLL0NDEC = pSetup->pllndec; in CLOCK_SetupPLL0Prec()
1684 SYSCON->PLL0NDEC = pSetup->pllndec | (1UL << SYSCON_PLL0NDEC_NREQ_SHIFT); /* latch */ in CLOCK_SetupPLL0Prec()
1757 SYSCON->PLL0NDEC = pSetup->pllndec; in CLOCK_SetPLL0Freq()
1758 SYSCON->PLL0NDEC = pSetup->pllndec | (1UL << SYSCON_PLL0NDEC_NREQ_SHIFT); /* latch */ in CLOCK_SetPLL0Freq()
1925 …SYSCON->PLL0NDEC = ndec | (1UL << SYSCON_PLL0NDEC_NREQ_SHIFT); /* set Pdec value and assert preq */ in CLOCK_SetupPLL0Mult()
Dsystem_LPC55S16.c67 preDiv = SYSCON->PLL0NDEC & SYSCON_PLL0NDEC_NDIV_MASK; in findPll0PreDiv()
DLPC55S16.h20552 __IO uint32_t PLL0NDEC; /**< PLL0 550m N divider, offset: 0x588 */ member