Home
last modified time | relevance | path

Searched refs:NV_FOPT_NMI_DIS_MASK (Results 1 – 19 of 19) sorted by relevance

/hal_nxp-2.7.6/mcux/devices/MKL25Z4/
DMKL25Z4.h2808 #define NV_FOPT_NMI_DIS_MASK (0x4U) macro
2810 … (((uint8_t)(((uint8_t)(x)) << NV_FOPT_NMI_DIS_SHIFT)) & NV_FOPT_NMI_DIS_MASK)
/hal_nxp-2.7.6/mcux/devices/MK22F51212/
DMK22F51212.h9441 #define NV_FOPT_NMI_DIS_MASK (0x4U) macro
9447 … (((uint8_t)(((uint8_t)(x)) << NV_FOPT_NMI_DIS_SHIFT)) & NV_FOPT_NMI_DIS_MASK)
/hal_nxp-2.7.6/mcux/devices/MKW24D5/
DMKW24D5.h5154 #define NV_FOPT_NMI_DIS_MASK (0x4U) macro
5156 … (((uint8_t)(((uint8_t)(x)) << NV_FOPT_NMI_DIS_SHIFT)) & NV_FOPT_NMI_DIS_MASK)
/hal_nxp-2.7.6/mcux/devices/MKE14F16/
DMKE14F16.h11175 #define NV_FOPT_NMI_DIS_MASK (0x4U) macro
11181 … (((uint8_t)(((uint8_t)(x)) << NV_FOPT_NMI_DIS_SHIFT)) & NV_FOPT_NMI_DIS_MASK)
/hal_nxp-2.7.6/mcux/devices/MKW22D5/
DMKW22D5.h5154 #define NV_FOPT_NMI_DIS_MASK (0x4U) macro
5156 … (((uint8_t)(((uint8_t)(x)) << NV_FOPT_NMI_DIS_SHIFT)) & NV_FOPT_NMI_DIS_MASK)
/hal_nxp-2.7.6/mcux/devices/MKE16F16/
DMKE16F16.h11979 #define NV_FOPT_NMI_DIS_MASK (0x4U) macro
11985 … (((uint8_t)(((uint8_t)(x)) << NV_FOPT_NMI_DIS_SHIFT)) & NV_FOPT_NMI_DIS_MASK)
/hal_nxp-2.7.6/mcux/devices/MKE18F16/
DMKE18F16.h11984 #define NV_FOPT_NMI_DIS_MASK (0x4U) macro
11990 … (((uint8_t)(((uint8_t)(x)) << NV_FOPT_NMI_DIS_SHIFT)) & NV_FOPT_NMI_DIS_MASK)
/hal_nxp-2.7.6/mcux/devices/MKW31Z4/
DMKW31Z4.h5085 #define NV_FOPT_NMI_DIS_MASK (0x4U) macro
5087 … (((uint8_t)(((uint8_t)(x)) << NV_FOPT_NMI_DIS_SHIFT)) & NV_FOPT_NMI_DIS_MASK)
/hal_nxp-2.7.6/mcux/devices/MKW40Z4/
DMKW40Z4.h5345 #define NV_FOPT_NMI_DIS_MASK 0x4u macro
5348 …(x) (((uint8_t)(((uint8_t)(x))<<NV_FOPT_NMI_DIS_SHIFT))&NV_FOPT_NMI_DIS_MASK)
DMKW40Z4_extension.h16156 #define NV_RD_FOPT_NMI_DIS(base) ((NV_FOPT_REG(base) & NV_FOPT_NMI_DIS_MASK) >> NV_FOPT_NMI_DIS_SHI…
/hal_nxp-2.7.6/mcux/devices/MKW21Z4/
DMKW21Z4.h5014 #define NV_FOPT_NMI_DIS_MASK (0x4U) macro
5016 … (((uint8_t)(((uint8_t)(x)) << NV_FOPT_NMI_DIS_SHIFT)) & NV_FOPT_NMI_DIS_MASK)
/hal_nxp-2.7.6/mcux/devices/MKW41Z4/
DMKW41Z4.h5085 #define NV_FOPT_NMI_DIS_MASK (0x4U) macro
5087 … (((uint8_t)(((uint8_t)(x)) << NV_FOPT_NMI_DIS_SHIFT)) & NV_FOPT_NMI_DIS_MASK)
/hal_nxp-2.7.6/mcux/devices/MKW20Z4/
DMKW20Z4.h5345 #define NV_FOPT_NMI_DIS_MASK 0x4u macro
5348 …(x) (((uint8_t)(((uint8_t)(x))<<NV_FOPT_NMI_DIS_SHIFT))&NV_FOPT_NMI_DIS_MASK)
/hal_nxp-2.7.6/mcux/devices/MKW30Z4/
DMKW30Z4.h5345 #define NV_FOPT_NMI_DIS_MASK 0x4u macro
5348 …(x) (((uint8_t)(((uint8_t)(x))<<NV_FOPT_NMI_DIS_SHIFT))&NV_FOPT_NMI_DIS_MASK)
/hal_nxp-2.7.6/mcux/devices/MKV56F24/
DMKV56F24.h16021 #define NV_FOPT_NMI_DIS_MASK (0x4U) macro
16027 … (((uint8_t)(((uint8_t)(x)) << NV_FOPT_NMI_DIS_SHIFT)) & NV_FOPT_NMI_DIS_MASK)
/hal_nxp-2.7.6/mcux/devices/MK80F25615/
DMK80F25615.h17229 #define NV_FOPT_NMI_DIS_MASK (0x4U) macro
17235 … (((uint8_t)(((uint8_t)(x)) << NV_FOPT_NMI_DIS_SHIFT)) & NV_FOPT_NMI_DIS_MASK)
/hal_nxp-2.7.6/mcux/devices/MKV58F24/
DMKV58F24.h17361 #define NV_FOPT_NMI_DIS_MASK (0x4U) macro
17367 … (((uint8_t)(((uint8_t)(x)) << NV_FOPT_NMI_DIS_SHIFT)) & NV_FOPT_NMI_DIS_MASK)
/hal_nxp-2.7.6/mcux/devices/MK82F25615/
DMK82F25615.h17976 #define NV_FOPT_NMI_DIS_MASK (0x4U) macro
17982 … (((uint8_t)(((uint8_t)(x)) << NV_FOPT_NMI_DIS_SHIFT)) & NV_FOPT_NMI_DIS_MASK)
/hal_nxp-2.7.6/mcux/devices/MK66F18/
DMK66F18.h17890 #define NV_FOPT_NMI_DIS_MASK (0x4U) macro
17896 … (((uint8_t)(((uint8_t)(x)) << NV_FOPT_NMI_DIS_SHIFT)) & NV_FOPT_NMI_DIS_MASK)