Home
last modified time | relevance | path

Searched refs:MCG_S_LOCK0_MASK (Results 1 – 20 of 20) sorted by relevance

/hal_nxp-2.7.6/mcux/devices/MKL25Z4/
Dfsl_clock.c586 if (!(MCG->S & MCG_S_LOCK0_MASK)) in CLOCK_GetPll0Freq()
773 while (!(MCG->S & MCG_S_LOCK0_MASK)) in CLOCK_EnablePll0()
846 if (mcg_s & MCG_S_LOCK0_MASK) in CLOCK_GetStatusFlags()
DMKL25Z4.h2119 #define MCG_S_LOCK0_MASK (0x40U) macro
2121 …(x) (((uint8_t)(((uint8_t)(x)) << MCG_S_LOCK0_SHIFT)) & MCG_S_LOCK0_MASK)
/hal_nxp-2.7.6/mcux/devices/MKW22D5/
Dfsl_clock.c610 if (!(MCG->S & MCG_S_LOCK0_MASK)) in CLOCK_GetPll0Freq()
826 while (!(MCG->S & MCG_S_LOCK0_MASK)) in CLOCK_EnablePll0()
922 if (mcg_s & MCG_S_LOCK0_MASK) in CLOCK_GetStatusFlags()
DMKW22D5.h4874 #define MCG_S_LOCK0_MASK (0x40U) macro
4876 …(x) (((uint8_t)(((uint8_t)(x)) << MCG_S_LOCK0_SHIFT)) & MCG_S_LOCK0_MASK)
/hal_nxp-2.7.6/mcux/devices/MKW24D5/
Dfsl_clock.c610 if (!(MCG->S & MCG_S_LOCK0_MASK)) in CLOCK_GetPll0Freq()
826 while (!(MCG->S & MCG_S_LOCK0_MASK)) in CLOCK_EnablePll0()
922 if (mcg_s & MCG_S_LOCK0_MASK) in CLOCK_GetStatusFlags()
DMKW24D5.h4874 #define MCG_S_LOCK0_MASK (0x40U) macro
4876 …(x) (((uint8_t)(((uint8_t)(x)) << MCG_S_LOCK0_SHIFT)) & MCG_S_LOCK0_MASK)
/hal_nxp-2.7.6/mcux/devices/MKV58F24/
Dfsl_clock.c703 if (((MCG->S & MCG_S_LOCK0_MASK)) == 0U) in CLOCK_GetPll0Freq()
958 while (((MCG->S & MCG_S_LOCK0_MASK)) == 0U) in CLOCK_EnablePll0()
1071 if ((mcg_s & MCG_S_LOCK0_MASK) != 0U) in CLOCK_GetStatusFlags()
DMKV58F24.h16539 #define MCG_S_LOCK0_MASK (0x40U) macro
16545 …(x) (((uint8_t)(((uint8_t)(x)) << MCG_S_LOCK0_SHIFT)) & MCG_S_LOCK0_MASK)
/hal_nxp-2.7.6/mcux/devices/MKV56F24/
Dfsl_clock.c703 if (((MCG->S & MCG_S_LOCK0_MASK)) == 0U) in CLOCK_GetPll0Freq()
958 while (((MCG->S & MCG_S_LOCK0_MASK)) == 0U) in CLOCK_EnablePll0()
1071 if ((mcg_s & MCG_S_LOCK0_MASK) != 0U) in CLOCK_GetStatusFlags()
DMKV56F24.h15199 #define MCG_S_LOCK0_MASK (0x40U) macro
15205 …(x) (((uint8_t)(((uint8_t)(x)) << MCG_S_LOCK0_SHIFT)) & MCG_S_LOCK0_MASK)
/hal_nxp-2.7.6/mcux/devices/MK22F51212/
Dfsl_clock.c782 if (((MCG->S & MCG_S_LOCK0_MASK)) == 0U) in CLOCK_GetPll0Freq()
1063 while (((MCG->S & MCG_S_LOCK0_MASK)) == 0U) in CLOCK_EnablePll0()
1206 if ((mcg_s & MCG_S_LOCK0_MASK) != 0U) in CLOCK_GetStatusFlags()
DMK22F51212.h8927 #define MCG_S_LOCK0_MASK (0x40U) macro
8933 …(x) (((uint8_t)(((uint8_t)(x)) << MCG_S_LOCK0_SHIFT)) & MCG_S_LOCK0_MASK)
/hal_nxp-2.7.6/mcux/devices/MK64F12/
Dfsl_clock.c749 if (((MCG->S & MCG_S_LOCK0_MASK)) == 0U) in CLOCK_GetPll0Freq()
1030 while (((MCG->S & MCG_S_LOCK0_MASK)) == 0U) in CLOCK_EnablePll0()
1173 if ((mcg_s & MCG_S_LOCK0_MASK) != 0U) in CLOCK_GetStatusFlags()
DMK64F12.h16830 #define MCG_S_LOCK0_MASK (0x40U) macro
16836 …(x) (((uint8_t)(((uint8_t)(x)) << MCG_S_LOCK0_SHIFT)) & MCG_S_LOCK0_MASK)
/hal_nxp-2.7.6/mcux/devices/MK80F25615/
Dfsl_clock.c788 if (((MCG->S & MCG_S_LOCK0_MASK)) == 0U) in CLOCK_GetPll0Freq()
1072 while (((MCG->S & MCG_S_LOCK0_MASK)) == 0U) in CLOCK_EnablePll0()
1215 if ((mcg_s & MCG_S_LOCK0_MASK) != 0U) in CLOCK_GetStatusFlags()
DMK80F25615.h16601 #define MCG_S_LOCK0_MASK (0x40U) macro
16607 …(x) (((uint8_t)(((uint8_t)(x)) << MCG_S_LOCK0_SHIFT)) & MCG_S_LOCK0_MASK)
/hal_nxp-2.7.6/mcux/devices/MK82F25615/
Dfsl_clock.c788 if (((MCG->S & MCG_S_LOCK0_MASK)) == 0U) in CLOCK_GetPll0Freq()
1072 while (((MCG->S & MCG_S_LOCK0_MASK)) == 0U) in CLOCK_EnablePll0()
1215 if ((mcg_s & MCG_S_LOCK0_MASK) != 0U) in CLOCK_GetStatusFlags()
DMK82F25615.h17348 #define MCG_S_LOCK0_MASK (0x40U) macro
17354 …(x) (((uint8_t)(((uint8_t)(x)) << MCG_S_LOCK0_SHIFT)) & MCG_S_LOCK0_MASK)
/hal_nxp-2.7.6/mcux/devices/MK66F18/
Dfsl_clock.c979 if (((MCG->S & MCG_S_LOCK0_MASK)) == 0U) in CLOCK_GetPll0Freq()
1290 while (((MCG->S & MCG_S_LOCK0_MASK)) == 0U) in CLOCK_EnablePll0()
1474 if ((mcg_s & MCG_S_LOCK0_MASK) != 0U) in CLOCK_GetStatusFlags()
DMK66F18.h17137 #define MCG_S_LOCK0_MASK (0x40U) macro
17143 …(x) (((uint8_t)(((uint8_t)(x)) << MCG_S_LOCK0_SHIFT)) & MCG_S_LOCK0_MASK)