Home
last modified time | relevance | path

Searched refs:DMA_CHN_IRQS (Results 1 – 25 of 33) sorted by relevance

12

/hal_nxp-2.7.6/mcux/drivers/kinetis/
Dfsl_dma.c61 static const IRQn_Type s_dmaIRQNumber[][FSL_FEATURE_DMA_MODULE_CHANNEL] = DMA_CHN_IRQS;
Dfsl_edma.c52 static const IRQn_Type s_edmaIRQNumber[][FSL_FEATURE_EDMA_MODULE_CHANNEL] = DMA_CHN_IRQS;
/hal_nxp-2.7.6/mcux/drivers/imx/
Dfsl_edma.c52 static const IRQn_Type s_edmaIRQNumber[][FSL_FEATURE_EDMA_MODULE_CHANNEL] = DMA_CHN_IRQS;
/hal_nxp-2.7.6/mcux/devices/MKL25Z4/
DMKL25Z4.h993 #define DMA_CHN_IRQS { { DMA0_IRQn, DMA1_IRQn, DMA2_IRQn, DMA3_IRQn } } macro
/hal_nxp-2.7.6/mcux/devices/MK22F51212/
DMK22F51212.h3314 #define DMA_CHN_IRQS { { DMA0_IRQn, DMA1_IRQn, DMA2_IRQn, DMA3_IRQn, DM… macro
/hal_nxp-2.7.6/mcux/devices/MKW24D5/
DMKW24D5.h2475 #define DMA_CHN_IRQS { { DMA0_IRQn, DMA1_IRQn, DMA2_IRQn, DMA3_IRQn, DM… macro
/hal_nxp-2.7.6/mcux/devices/MKE14F16/
DMKE14F16.h4005 #define DMA_CHN_IRQS { { DMA0_IRQn, DMA1_IRQn, DMA2_IRQn, DMA3_IRQn, DM… macro
/hal_nxp-2.7.6/mcux/devices/MKW22D5/
DMKW22D5.h2475 #define DMA_CHN_IRQS { { DMA0_IRQn, DMA1_IRQn, DMA2_IRQn, DMA3_IRQn, DM… macro
/hal_nxp-2.7.6/mcux/devices/MKE16F16/
DMKE16F16.h4808 #define DMA_CHN_IRQS { { DMA0_IRQn, DMA1_IRQn, DMA2_IRQn, DMA3_IRQn, DM… macro
/hal_nxp-2.7.6/mcux/devices/MKE18F16/
DMKE18F16.h4812 #define DMA_CHN_IRQS { { DMA0_IRQn, DMA1_IRQn, DMA2_IRQn, DMA3_IRQn, DM… macro
/hal_nxp-2.7.6/mcux/devices/MKW31Z4/
DMKW31Z4.h2133 #define DMA_CHN_IRQS { { DMA0_IRQn, DMA1_IRQn, DMA2_IRQn, DMA3_IRQn } } macro
/hal_nxp-2.7.6/mcux/devices/MK64F12/
DMK64F12.h9554 #define DMA_CHN_IRQS { { DMA0_IRQn, DMA1_IRQn, DMA2_IRQn, DMA3_IRQn, DM… macro
/hal_nxp-2.7.6/mcux/devices/MKW40Z4/
DMKW40Z4.h1784 #define DMA_CHN_IRQS { DMA0_IRQn, DMA1_IRQn, DMA2_IRQn, DMA3_IRQn } macro
/hal_nxp-2.7.6/mcux/devices/MKW21Z4/
DMKW21Z4.h2062 #define DMA_CHN_IRQS { { DMA0_IRQn, DMA1_IRQn, DMA2_IRQn, DMA3_IRQn } } macro
/hal_nxp-2.7.6/mcux/devices/MKW41Z4/
DMKW41Z4.h2133 #define DMA_CHN_IRQS { { DMA0_IRQn, DMA1_IRQn, DMA2_IRQn, DMA3_IRQn } } macro
/hal_nxp-2.7.6/mcux/devices/MKW20Z4/
DMKW20Z4.h1784 #define DMA_CHN_IRQS { DMA0_IRQn, DMA1_IRQn, DMA2_IRQn, DMA3_IRQn } macro
/hal_nxp-2.7.6/mcux/devices/MKW30Z4/
DMKW30Z4.h1784 #define DMA_CHN_IRQS { DMA0_IRQn, DMA1_IRQn, DMA2_IRQn, DMA3_IRQn } macro
/hal_nxp-2.7.6/mcux/devices/MKV56F24/
DMKV56F24.h9518 #define DMA_CHN_IRQS { { DMA0_DMA16_IRQn, DMA1_DMA17_IRQn, DMA2_DMA18_I… macro
/hal_nxp-2.7.6/mcux/devices/MK80F25615/
DMK80F25615.h8593 #define DMA_CHN_IRQS { { DMA0_DMA16_IRQn, DMA1_DMA17_IRQn, DMA2_DMA18_I… macro
/hal_nxp-2.7.6/mcux/devices/MKV58F24/
DMKV58F24.h9522 #define DMA_CHN_IRQS { { DMA0_DMA16_IRQn, DMA1_DMA17_IRQn, DMA2_DMA18_I… macro
/hal_nxp-2.7.6/mcux/devices/MK82F25615/
DMK82F25615.h8587 #define DMA_CHN_IRQS { { DMA0_DMA16_IRQn, DMA1_DMA17_IRQn, DMA2_DMA18_I… macro
/hal_nxp-2.7.6/mcux/devices/MK66F18/
DMK66F18.h9407 #define DMA_CHN_IRQS { { DMA0_DMA16_IRQn, DMA1_DMA17_IRQn, DMA2_DMA18_I… macro
/hal_nxp-2.7.6/mcux/devices/MIMXRT1011/
DMIMXRT1011.h10173 #define DMA_CHN_IRQS { { DMA0_IRQn, DMA1_IRQn, DMA2_IRQn, DMA3_IRQn, DM… macro
/hal_nxp-2.7.6/mcux/devices/MIMXRT1015/
DMIMXRT1015.h12182 #define DMA_CHN_IRQS { { DMA0_DMA16_IRQn, DMA1_DMA17_IRQn, DMA2_DMA18_I… macro
/hal_nxp-2.7.6/mcux/devices/MIMXRT1021/
DMIMXRT1021.h15520 #define DMA_CHN_IRQS { { DMA0_DMA16_IRQn, DMA1_DMA17_IRQn, DMA2_DMA18_I… macro

12