Home
last modified time | relevance | path

Searched refs:CONTROLS (Results 1 – 24 of 24) sorted by relevance

/hal_nxp-2.7.6/mcux/drivers/kinetis/
Dfsl_tpm.c323 base->CONTROLS[(uint32_t)chnlParams->chnlNumber * 2U].CnSC &= in TPM_SetupPwm()
327 while (0U != (base->CONTROLS[(uint32_t)chnlParams->chnlNumber * 2U].CnSC & in TPM_SetupPwm()
333 base->CONTROLS[(uint32_t)chnlParams->chnlNumber * 2U].CnSC |= in TPM_SetupPwm()
337 while (0U == (base->CONTROLS[(uint32_t)chnlParams->chnlNumber * 2U].CnSC & in TPM_SetupPwm()
342 base->CONTROLS[(uint16_t)chnlParams->chnlNumber * 2U].CnV = cnvFirstEdge; in TPM_SetupPwm()
345 base->CONTROLS[((uint32_t)chnlParams->chnlNumber * 2U) + 1U].CnSC &= in TPM_SetupPwm()
349 while (0U != (base->CONTROLS[((uint32_t)chnlParams->chnlNumber * 2U) + 1U].CnSC & in TPM_SetupPwm()
355 base->CONTROLS[((uint32_t)chnlParams->chnlNumber * 2U) + 1U].CnSC |= in TPM_SetupPwm()
359 while (0U == (base->CONTROLS[((uint32_t)chnlParams->chnlNumber * 2U) + 1U].CnSC & in TPM_SetupPwm()
364 …base->CONTROLS[((uint16_t)chnlParams->chnlNumber * 2u) + 1u].CnV = (uint32_t)cnvFirstEdge + (uint3… in TPM_SetupPwm()
[all …]
Dfsl_ftm.c470 reg = base->CONTROLS[chnlParams->chnlNumber].CnSC; in FTM_SetupPwm()
480 base->CONTROLS[chnlParams->chnlNumber].CnSC = reg; in FTM_SetupPwm()
482 base->CONTROLS[chnlParams->chnlNumber].CnV = cnv; in FTM_SetupPwm()
531 reg = base->CONTROLS[((uint32_t)chnlParams->chnlNumber) * 2U].CnSC; in FTM_SetupPwm()
538 base->CONTROLS[((uint32_t)chnlParams->chnlNumber) * 2U].CnSC = reg; in FTM_SetupPwm()
541 reg = base->CONTROLS[(((uint32_t)chnlParams->chnlNumber) * 2U) + 1U].CnSC; in FTM_SetupPwm()
548 base->CONTROLS[(((uint32_t)chnlParams->chnlNumber) * 2U) + 1U].CnSC = reg; in FTM_SetupPwm()
555 base->CONTROLS[((uint32_t)chnlParams->chnlNumber) * 2U].CnV = cnvFirstEdge; in FTM_SetupPwm()
556 base->CONTROLS[(((uint32_t)chnlParams->chnlNumber) * 2U) + 1U].CnV = cnvFirstEdge + cnv; in FTM_SetupPwm()
614 base->CONTROLS[chnlNumber].CnV = cnv; in FTM_UpdatePwmDutycycle()
[all …]
Dfsl_ftm.h685 return (base->CONTROLS[chnlNumber].CnV & FTM_CnV_VAL_MASK); in FTM_GetInputCaptureValue()
1044 base->CONTROLS[chnlNumber].CnSC |= FTM_CnSC_DMA_MASK; in FTM_EnableDmaTransfer()
1049 base->CONTROLS[chnlNumber].CnSC &= ~FTM_CnSC_DMA_MASK; in FTM_EnableDmaTransfer()
Dfsl_tpm.h507 if (base->CONTROLS[chanlNumber].CnSC & TPM_CnSC_CHF_MASK) in TPM_GetStatusFlags()
542 base->CONTROLS[chnlNumber].CnSC &= ~TPM_CnSC_CHF_MASK; in TPM_ClearStatusFlags()
Dfsl_smartcard_phy_tda8035.c125 ftmBase->CONTROLS[config->clockModuleChannel].CnSC = (FTM_CnSC_ELSA_MASK | FTM_CnSC_MSA_MASK); in smartcard_phy_tda8035_InterfaceClockInit()
127 ftmBase->CONTROLS[config->clockModuleChannel].CnV = 1; in smartcard_phy_tda8035_InterfaceClockInit()
/hal_nxp-2.7.6/mcux/devices/MKW40Z4/
DMKW40Z4.h7828 } CONTROLS[4]; member
7854 #define TPM_CnSC_REG(base,index) ((base)->CONTROLS[index].CnSC)
7856 #define TPM_CnV_REG(base,index) ((base)->CONTROLS[index].CnV)
/hal_nxp-2.7.6/mcux/devices/MKW20Z4/
DMKW20Z4.h7828 } CONTROLS[4]; member
7854 #define TPM_CnSC_REG(base,index) ((base)->CONTROLS[index].CnSC)
7856 #define TPM_CnV_REG(base,index) ((base)->CONTROLS[index].CnV)
/hal_nxp-2.7.6/mcux/devices/MKW30Z4/
DMKW30Z4.h7828 } CONTROLS[4]; member
7854 #define TPM_CnSC_REG(base,index) ((base)->CONTROLS[index].CnSC)
7856 #define TPM_CnV_REG(base,index) ((base)->CONTROLS[index].CnV)
/hal_nxp-2.7.6/mcux/devices/MKL25Z4/
DMKL25Z4.h4177 } CONTROLS[6]; member
/hal_nxp-2.7.6/mcux/devices/MK80F25615/
DMK80F25615.h11206 } CONTROLS[8]; member
23761 } CONTROLS[2]; member
/hal_nxp-2.7.6/mcux/devices/MK82F25615/
DMK82F25615.h11200 } CONTROLS[8]; member
24741 } CONTROLS[2]; member
/hal_nxp-2.7.6/mcux/devices/MK22F51212/
DMK22F51212.h4707 } CONTROLS[8]; member
/hal_nxp-2.7.6/mcux/devices/MKW24D5/
DMKW24D5.h3054 } CONTROLS[8]; member
/hal_nxp-2.7.6/mcux/devices/MKE14F16/
DMKE14F16.h5348 } CONTROLS[8]; member
/hal_nxp-2.7.6/mcux/devices/MKW22D5/
DMKW22D5.h3054 } CONTROLS[8]; member
/hal_nxp-2.7.6/mcux/devices/MK66F18/
DMK66F18.h12210 } CONTROLS[8]; member
23923 } CONTROLS[2]; member
/hal_nxp-2.7.6/mcux/devices/MKE16F16/
DMKE16F16.h6152 } CONTROLS[8]; member
/hal_nxp-2.7.6/mcux/devices/MKE18F16/
DMKE18F16.h6157 } CONTROLS[8]; member
/hal_nxp-2.7.6/mcux/devices/MKW31Z4/
DMKW31Z4.h7011 } CONTROLS[4]; member
/hal_nxp-2.7.6/mcux/devices/MK64F12/
DMK64F12.h12710 } CONTROLS[8]; member
/hal_nxp-2.7.6/mcux/devices/MKW21Z4/
DMKW21Z4.h6940 } CONTROLS[4]; member
/hal_nxp-2.7.6/mcux/devices/MKW41Z4/
DMKW41Z4.h7011 } CONTROLS[4]; member
/hal_nxp-2.7.6/mcux/devices/MKV56F24/
DMKV56F24.h10923 } CONTROLS[8]; member
/hal_nxp-2.7.6/mcux/devices/MKV58F24/
DMKV58F24.h12263 } CONTROLS[8]; member