| /hal_nxp-2.7.6/mcux/drivers/kinetis/ |
| D | fsl_cmp.h | 158 base->CR1 |= CMP_CR1_EN_MASK; in CMP_Enable()
162 base->CR1 &= ~(uint8_t)CMP_CR1_EN_MASK; in CMP_Enable()
|
| /hal_nxp-2.7.6/mcux/drivers/imx/ |
| D | fsl_cmp.h | 158 base->CR1 |= CMP_CR1_EN_MASK; in CMP_Enable()
162 base->CR1 &= ~(uint8_t)CMP_CR1_EN_MASK; in CMP_Enable()
|
| /hal_nxp-2.7.6/mcux/devices/MKL25Z4/ |
| D | MKL25Z4.h | 629 #define CMP_CR1_EN_MASK (0x1U) macro
631 …N(x) (((uint8_t)(((uint8_t)(x)) << CMP_CR1_EN_SHIFT)) & CMP_CR1_EN_MASK)
|
| /hal_nxp-2.7.6/mcux/devices/MK22F51212/ |
| D | MK22F51212.h | 910 #define CMP_CR1_EN_MASK (0x1U) macro
916 …N(x) (((uint8_t)(((uint8_t)(x)) << CMP_CR1_EN_SHIFT)) & CMP_CR1_EN_MASK)
|
| /hal_nxp-2.7.6/mcux/devices/MKW24D5/ |
| D | MKW24D5.h | 1180 #define CMP_CR1_EN_MASK (0x1U) macro
1182 …N(x) (((uint8_t)(((uint8_t)(x)) << CMP_CR1_EN_SHIFT)) & CMP_CR1_EN_MASK)
|
| /hal_nxp-2.7.6/mcux/devices/MKW22D5/ |
| D | MKW22D5.h | 1180 #define CMP_CR1_EN_MASK (0x1U) macro
1182 …N(x) (((uint8_t)(((uint8_t)(x)) << CMP_CR1_EN_SHIFT)) & CMP_CR1_EN_MASK)
|
| /hal_nxp-2.7.6/mcux/devices/MKW31Z4/ |
| D | MKW31Z4.h | 995 #define CMP_CR1_EN_MASK (0x1U) macro
997 …N(x) (((uint8_t)(((uint8_t)(x)) << CMP_CR1_EN_SHIFT)) & CMP_CR1_EN_MASK)
|
| /hal_nxp-2.7.6/mcux/devices/MK64F12/ |
| D | MK64F12.h | 6575 #define CMP_CR1_EN_MASK (0x1U) macro
6581 …N(x) (((uint8_t)(((uint8_t)(x)) << CMP_CR1_EN_SHIFT)) & CMP_CR1_EN_MASK)
|
| /hal_nxp-2.7.6/mcux/devices/MKW40Z4/ |
| D | MKW40Z4.h | 760 #define CMP_CR1_EN_MASK 0x1u macro
763 …R1_EN(x) (((uint8_t)(((uint8_t)(x))<<CMP_CR1_EN_SHIFT))&CMP_CR1_EN_MASK)
|
| D | MKW40Z4_extension.h | 2150 #define CMP_RD_CR1_EN(base) ((CMP_CR1_REG(base) & CMP_CR1_EN_MASK) >> CMP_CR1_EN_SHIFT)
2154 #define CMP_WR_CR1_EN(base, value) (CMP_RMW_CR1(base, CMP_CR1_EN_MASK, CMP_CR1_EN(value)))
|
| /hal_nxp-2.7.6/mcux/devices/MKW21Z4/ |
| D | MKW21Z4.h | 924 #define CMP_CR1_EN_MASK (0x1U) macro
926 …N(x) (((uint8_t)(((uint8_t)(x)) << CMP_CR1_EN_SHIFT)) & CMP_CR1_EN_MASK)
|
| /hal_nxp-2.7.6/mcux/devices/MKW41Z4/ |
| D | MKW41Z4.h | 995 #define CMP_CR1_EN_MASK (0x1U) macro
997 …N(x) (((uint8_t)(((uint8_t)(x)) << CMP_CR1_EN_SHIFT)) & CMP_CR1_EN_MASK)
|
| /hal_nxp-2.7.6/mcux/devices/MKW20Z4/ |
| D | MKW20Z4.h | 760 #define CMP_CR1_EN_MASK 0x1u macro
763 …R1_EN(x) (((uint8_t)(((uint8_t)(x))<<CMP_CR1_EN_SHIFT))&CMP_CR1_EN_MASK)
|
| /hal_nxp-2.7.6/mcux/devices/MKW30Z4/ |
| D | MKW30Z4.h | 760 #define CMP_CR1_EN_MASK 0x1u macro
763 …R1_EN(x) (((uint8_t)(((uint8_t)(x))<<CMP_CR1_EN_SHIFT))&CMP_CR1_EN_MASK)
|
| /hal_nxp-2.7.6/mcux/devices/MKV56F24/ |
| D | MKV56F24.h | 5970 #define CMP_CR1_EN_MASK (0x1U) macro
5976 …N(x) (((uint8_t)(((uint8_t)(x)) << CMP_CR1_EN_SHIFT)) & CMP_CR1_EN_MASK)
|
| /hal_nxp-2.7.6/mcux/devices/MK80F25615/ |
| D | MK80F25615.h | 4828 #define CMP_CR1_EN_MASK (0x1U) macro
4834 …N(x) (((uint8_t)(((uint8_t)(x)) << CMP_CR1_EN_SHIFT)) & CMP_CR1_EN_MASK)
|
| /hal_nxp-2.7.6/mcux/devices/MKV58F24/ |
| D | MKV58F24.h | 5974 #define CMP_CR1_EN_MASK (0x1U) macro
5980 …N(x) (((uint8_t)(((uint8_t)(x)) << CMP_CR1_EN_SHIFT)) & CMP_CR1_EN_MASK)
|
| /hal_nxp-2.7.6/mcux/devices/MK82F25615/ |
| D | MK82F25615.h | 4822 #define CMP_CR1_EN_MASK (0x1U) macro
4828 …N(x) (((uint8_t)(((uint8_t)(x)) << CMP_CR1_EN_SHIFT)) & CMP_CR1_EN_MASK)
|
| /hal_nxp-2.7.6/mcux/devices/MK66F18/ |
| D | MK66F18.h | 5623 #define CMP_CR1_EN_MASK (0x1U) macro
5629 …N(x) (((uint8_t)(((uint8_t)(x)) << CMP_CR1_EN_SHIFT)) & CMP_CR1_EN_MASK)
|
| /hal_nxp-2.7.6/mcux/devices/MIMXRT1021/ |
| D | MIMXRT1021.h | 8761 #define CMP_CR1_EN_MASK (0x1U) macro
8767 …N(x) (((uint8_t)(((uint8_t)(x)) << CMP_CR1_EN_SHIFT)) & CMP_CR1_EN_MASK)
|
| /hal_nxp-2.7.6/mcux/devices/MIMXRT1024/ |
| D | MIMXRT1024.h | 8743 #define CMP_CR1_EN_MASK (0x1U) macro
8749 …N(x) (((uint8_t)(((uint8_t)(x)) << CMP_CR1_EN_SHIFT)) & CMP_CR1_EN_MASK)
|
| /hal_nxp-2.7.6/mcux/devices/MIMXRT1051/ |
| D | MIMXRT1051.h | 8584 #define CMP_CR1_EN_MASK (0x1U) macro
8590 …N(x) (((uint8_t)(((uint8_t)(x)) << CMP_CR1_EN_SHIFT)) & CMP_CR1_EN_MASK)
|
| /hal_nxp-2.7.6/mcux/devices/MIMXRT1052/ |
| D | MIMXRT1052.h | 9799 #define CMP_CR1_EN_MASK (0x1U) macro
9805 …N(x) (((uint8_t)(((uint8_t)(x)) << CMP_CR1_EN_SHIFT)) & CMP_CR1_EN_MASK)
|
| /hal_nxp-2.7.6/mcux/devices/MIMXRT1061/ |
| D | MIMXRT1061.h | 9773 #define CMP_CR1_EN_MASK (0x1U) macro
9779 …N(x) (((uint8_t)(((uint8_t)(x)) << CMP_CR1_EN_SHIFT)) & CMP_CR1_EN_MASK)
|
| /hal_nxp-2.7.6/mcux/devices/MIMXRT1062/ |
| D | MIMXRT1062.h | 11137 #define CMP_CR1_EN_MASK (0x1U) macro
11143 …N(x) (((uint8_t)(((uint8_t)(x)) << CMP_CR1_EN_SHIFT)) & CMP_CR1_EN_MASK)
|
