Home
last modified time | relevance | path

Searched refs:ADC_SC3_AVGE_SHIFT (Results 1 – 20 of 20) sorted by relevance

/hal_nxp-2.7.6/mcux/devices/MKL25Z4/
DMKL25Z4.h472 #define ADC_SC3_AVGE_SHIFT (2U) macro
473 #define ADC_SC3_AVGE(x) (((uint32_t)(((uint32_t)(x)) << ADC_SC3_AVGE_SHIFT
/hal_nxp-2.7.6/mcux/devices/MK22F51212/
DMK22F51212.h683 #define ADC_SC3_AVGE_SHIFT (2U) macro
688 #define ADC_SC3_AVGE(x) (((uint32_t)(((uint32_t)(x)) << ADC_SC3_AVGE_SHIFT
/hal_nxp-2.7.6/mcux/devices/MKW24D5/
DMKW24D5.h510 #define ADC_SC3_AVGE_SHIFT (2U) macro
511 #define ADC_SC3_AVGE(x) (((uint32_t)(((uint32_t)(x)) << ADC_SC3_AVGE_SHIFT
/hal_nxp-2.7.6/mcux/devices/MKE14F16/
DMKE14F16.h745 #define ADC_SC3_AVGE_SHIFT (2U) macro
750 #define ADC_SC3_AVGE(x) (((uint32_t)(((uint32_t)(x)) << ADC_SC3_AVGE_SHIFT
/hal_nxp-2.7.6/mcux/devices/MKW22D5/
DMKW22D5.h510 #define ADC_SC3_AVGE_SHIFT (2U) macro
511 #define ADC_SC3_AVGE(x) (((uint32_t)(((uint32_t)(x)) << ADC_SC3_AVGE_SHIFT
/hal_nxp-2.7.6/mcux/devices/MKE16F16/
DMKE16F16.h745 #define ADC_SC3_AVGE_SHIFT (2U) macro
750 #define ADC_SC3_AVGE(x) (((uint32_t)(((uint32_t)(x)) << ADC_SC3_AVGE_SHIFT
/hal_nxp-2.7.6/mcux/devices/MKE18F16/
DMKE18F16.h745 #define ADC_SC3_AVGE_SHIFT (2U) macro
750 #define ADC_SC3_AVGE(x) (((uint32_t)(((uint32_t)(x)) << ADC_SC3_AVGE_SHIFT
/hal_nxp-2.7.6/mcux/devices/MKW31Z4/
DMKW31Z4.h430 #define ADC_SC3_AVGE_SHIFT (2U) macro
431 #define ADC_SC3_AVGE(x) (((uint32_t)(((uint32_t)(x)) << ADC_SC3_AVGE_SHIFT
/hal_nxp-2.7.6/mcux/devices/MK64F12/
DMK64F12.h728 #define ADC_SC3_AVGE_SHIFT (2U) macro
733 #define ADC_SC3_AVGE(x) (((uint32_t)(((uint32_t)(x)) << ADC_SC3_AVGE_SHIFT
/hal_nxp-2.7.6/mcux/devices/MKW40Z4/
DMKW40Z4.h403 #define ADC_SC3_AVGE_SHIFT 2 macro
405 #define ADC_SC3_AVGE(x) (((uint32_t)(((uint32_t)(x))<<ADC_SC3_AVGE_SHIFT))…
DMKW40Z4_extension.h974 #define ADC_RD_SC3_AVGE(base) ((ADC_SC3_REG(base) & ADC_SC3_AVGE_MASK) >> ADC_SC3_AVGE_SHIFT)
975 #define ADC_BRD_SC3_AVGE(base) (BME_UBFX32(&ADC_SC3_REG(base), ADC_SC3_AVGE_SHIFT, ADC_SC3_AVGE_WID…
979 …ue) (BME_BFI32(&ADC_SC3_REG(base), ((uint32_t)(value) << ADC_SC3_AVGE_SHIFT), ADC_SC3_AVGE_SHIFT, …
/hal_nxp-2.7.6/mcux/devices/MKW21Z4/
DMKW21Z4.h429 #define ADC_SC3_AVGE_SHIFT (2U) macro
430 #define ADC_SC3_AVGE(x) (((uint32_t)(((uint32_t)(x)) << ADC_SC3_AVGE_SHIFT
/hal_nxp-2.7.6/mcux/devices/MKW41Z4/
DMKW41Z4.h430 #define ADC_SC3_AVGE_SHIFT (2U) macro
431 #define ADC_SC3_AVGE(x) (((uint32_t)(((uint32_t)(x)) << ADC_SC3_AVGE_SHIFT
/hal_nxp-2.7.6/mcux/devices/MKW20Z4/
DMKW20Z4.h403 #define ADC_SC3_AVGE_SHIFT 2 macro
405 #define ADC_SC3_AVGE(x) (((uint32_t)(((uint32_t)(x))<<ADC_SC3_AVGE_SHIFT))…
/hal_nxp-2.7.6/mcux/devices/MKW30Z4/
DMKW30Z4.h403 #define ADC_SC3_AVGE_SHIFT 2 macro
405 #define ADC_SC3_AVGE(x) (((uint32_t)(((uint32_t)(x))<<ADC_SC3_AVGE_SHIFT))…
/hal_nxp-2.7.6/mcux/devices/MKV56F24/
DMKV56F24.h941 #define ADC_SC3_AVGE_SHIFT (2U) macro
946 #define ADC_SC3_AVGE(x) (((uint32_t)(((uint32_t)(x)) << ADC_SC3_AVGE_SHIFT
/hal_nxp-2.7.6/mcux/devices/MK80F25615/
DMK80F25615.h751 #define ADC_SC3_AVGE_SHIFT (2U) macro
756 #define ADC_SC3_AVGE(x) (((uint32_t)(((uint32_t)(x)) << ADC_SC3_AVGE_SHIFT
/hal_nxp-2.7.6/mcux/devices/MKV58F24/
DMKV58F24.h941 #define ADC_SC3_AVGE_SHIFT (2U) macro
946 #define ADC_SC3_AVGE(x) (((uint32_t)(((uint32_t)(x)) << ADC_SC3_AVGE_SHIFT
/hal_nxp-2.7.6/mcux/devices/MK82F25615/
DMK82F25615.h745 #define ADC_SC3_AVGE_SHIFT (2U) macro
750 #define ADC_SC3_AVGE(x) (((uint32_t)(((uint32_t)(x)) << ADC_SC3_AVGE_SHIFT
/hal_nxp-2.7.6/mcux/devices/MK66F18/
DMK66F18.h705 #define ADC_SC3_AVGE_SHIFT (2U) macro
710 #define ADC_SC3_AVGE(x) (((uint32_t)(((uint32_t)(x)) << ADC_SC3_AVGE_SHIFT