Home
last modified time | relevance | path

Searched refs:ADC_SC3_AVGE_MASK (Results 1 – 22 of 22) sorted by relevance

/hal_nxp-2.7.6/mcux/drivers/kinetis/
Dfsl_adc12.c317 if (ADC_SC3_AVGE_MASK == (tmp32 & ADC_SC3_AVGE_MASK)) in ADC12_DoAutoCalibration()
322 …tmp32 |= (ADC_SC3_AVGE_MASK | ADC_SC3_AVGS(((uint32_t)ADC_SC3_AVGS_MASK >> (uint32_t)ADC_SC3_AVGS_… in ADC12_DoAutoCalibration()
348 tmp32 &= ~ADC_SC3_AVGE_MASK; in ADC12_DoAutoCalibration()
422 tmp32 &= ~(ADC_SC3_AVGS_MASK | ADC_SC3_AVGE_MASK); in ADC12_SetHardwareAverage()
429 tmp32 |= (ADC_SC3_AVGS(mode) | ADC_SC3_AVGE_MASK); in ADC12_SetHardwareAverage()
Dfsl_adc16.c342 uint32_t tmp32 = base->SC3 & ~(ADC_SC3_AVGE_MASK | ADC_SC3_AVGS_MASK); in ADC16_SetHardwareAverage()
346 tmp32 |= ADC_SC3_AVGE_MASK | ADC_SC3_AVGS(mode); in ADC16_SetHardwareAverage()
/hal_nxp-2.7.6/mcux/devices/MKL25Z4/
DMKL25Z4.h471 #define ADC_SC3_AVGE_MASK (0x4U) macro
473 … (((uint32_t)(((uint32_t)(x)) << ADC_SC3_AVGE_SHIFT)) & ADC_SC3_AVGE_MASK)
/hal_nxp-2.7.6/mcux/devices/MK22F51212/
DMK22F51212.h682 #define ADC_SC3_AVGE_MASK (0x4U) macro
688 … (((uint32_t)(((uint32_t)(x)) << ADC_SC3_AVGE_SHIFT)) & ADC_SC3_AVGE_MASK)
/hal_nxp-2.7.6/mcux/devices/MKW24D5/
DMKW24D5.h509 #define ADC_SC3_AVGE_MASK (0x4U) macro
511 … (((uint32_t)(((uint32_t)(x)) << ADC_SC3_AVGE_SHIFT)) & ADC_SC3_AVGE_MASK)
/hal_nxp-2.7.6/mcux/devices/MKE14F16/
DMKE14F16.h744 #define ADC_SC3_AVGE_MASK (0x4U) macro
750 … (((uint32_t)(((uint32_t)(x)) << ADC_SC3_AVGE_SHIFT)) & ADC_SC3_AVGE_MASK)
/hal_nxp-2.7.6/mcux/devices/MKW22D5/
DMKW22D5.h509 #define ADC_SC3_AVGE_MASK (0x4U) macro
511 … (((uint32_t)(((uint32_t)(x)) << ADC_SC3_AVGE_SHIFT)) & ADC_SC3_AVGE_MASK)
/hal_nxp-2.7.6/mcux/devices/MKE16F16/
DMKE16F16.h744 #define ADC_SC3_AVGE_MASK (0x4U) macro
750 … (((uint32_t)(((uint32_t)(x)) << ADC_SC3_AVGE_SHIFT)) & ADC_SC3_AVGE_MASK)
/hal_nxp-2.7.6/mcux/devices/MKE18F16/
DMKE18F16.h744 #define ADC_SC3_AVGE_MASK (0x4U) macro
750 … (((uint32_t)(((uint32_t)(x)) << ADC_SC3_AVGE_SHIFT)) & ADC_SC3_AVGE_MASK)
/hal_nxp-2.7.6/mcux/devices/MKW31Z4/
DMKW31Z4.h429 #define ADC_SC3_AVGE_MASK (0x4U) macro
431 … (((uint32_t)(((uint32_t)(x)) << ADC_SC3_AVGE_SHIFT)) & ADC_SC3_AVGE_MASK)
/hal_nxp-2.7.6/mcux/devices/MK64F12/
DMK64F12.h727 #define ADC_SC3_AVGE_MASK (0x4U) macro
733 … (((uint32_t)(((uint32_t)(x)) << ADC_SC3_AVGE_SHIFT)) & ADC_SC3_AVGE_MASK)
/hal_nxp-2.7.6/mcux/devices/MKW40Z4/
DMKW40Z4.h402 #define ADC_SC3_AVGE_MASK 0x4u macro
405 …E(x) (((uint32_t)(((uint32_t)(x))<<ADC_SC3_AVGE_SHIFT))&ADC_SC3_AVGE_MASK)
DMKW40Z4_extension.h974 #define ADC_RD_SC3_AVGE(base) ((ADC_SC3_REG(base) & ADC_SC3_AVGE_MASK) >> ADC_SC3_AVGE_SHIFT)
978 #define ADC_WR_SC3_AVGE(base, value) (ADC_RMW_SC3(base, (ADC_SC3_AVGE_MASK | ADC_SC3_CALF_MASK), AD…
/hal_nxp-2.7.6/mcux/devices/MKW21Z4/
DMKW21Z4.h428 #define ADC_SC3_AVGE_MASK (0x4U) macro
430 … (((uint32_t)(((uint32_t)(x)) << ADC_SC3_AVGE_SHIFT)) & ADC_SC3_AVGE_MASK)
/hal_nxp-2.7.6/mcux/devices/MKW41Z4/
DMKW41Z4.h429 #define ADC_SC3_AVGE_MASK (0x4U) macro
431 … (((uint32_t)(((uint32_t)(x)) << ADC_SC3_AVGE_SHIFT)) & ADC_SC3_AVGE_MASK)
/hal_nxp-2.7.6/mcux/devices/MKW20Z4/
DMKW20Z4.h402 #define ADC_SC3_AVGE_MASK 0x4u macro
405 …E(x) (((uint32_t)(((uint32_t)(x))<<ADC_SC3_AVGE_SHIFT))&ADC_SC3_AVGE_MASK)
/hal_nxp-2.7.6/mcux/devices/MKW30Z4/
DMKW30Z4.h402 #define ADC_SC3_AVGE_MASK 0x4u macro
405 …E(x) (((uint32_t)(((uint32_t)(x))<<ADC_SC3_AVGE_SHIFT))&ADC_SC3_AVGE_MASK)
/hal_nxp-2.7.6/mcux/devices/MKV56F24/
DMKV56F24.h940 #define ADC_SC3_AVGE_MASK (0x4U) macro
946 … (((uint32_t)(((uint32_t)(x)) << ADC_SC3_AVGE_SHIFT)) & ADC_SC3_AVGE_MASK)
/hal_nxp-2.7.6/mcux/devices/MK80F25615/
DMK80F25615.h750 #define ADC_SC3_AVGE_MASK (0x4U) macro
756 … (((uint32_t)(((uint32_t)(x)) << ADC_SC3_AVGE_SHIFT)) & ADC_SC3_AVGE_MASK)
/hal_nxp-2.7.6/mcux/devices/MKV58F24/
DMKV58F24.h940 #define ADC_SC3_AVGE_MASK (0x4U) macro
946 … (((uint32_t)(((uint32_t)(x)) << ADC_SC3_AVGE_SHIFT)) & ADC_SC3_AVGE_MASK)
/hal_nxp-2.7.6/mcux/devices/MK82F25615/
DMK82F25615.h744 #define ADC_SC3_AVGE_MASK (0x4U) macro
750 … (((uint32_t)(((uint32_t)(x)) << ADC_SC3_AVGE_SHIFT)) & ADC_SC3_AVGE_MASK)
/hal_nxp-2.7.6/mcux/devices/MK66F18/
DMK66F18.h704 #define ADC_SC3_AVGE_MASK (0x4U) macro
710 … (((uint32_t)(((uint32_t)(x)) << ADC_SC3_AVGE_SHIFT)) & ADC_SC3_AVGE_MASK)