Home
last modified time | relevance | path

Searched refs:ADC_CFG1_MODE_MASK (Results 1 – 21 of 21) sorted by relevance

/hal_nxp-2.7.6/mcux/drivers/kinetis/
Dfsl_adc12.c145 tmp32 = (base->CFG1 & ~(ADC_CFG1_ADICLK_MASK | ADC_CFG1_ADIV_MASK | ADC_CFG1_MODE_MASK)); in ADC12_Init()
/hal_nxp-2.7.6/mcux/devices/MKL25Z4/
DMKL25Z4.h399 #define ADC_CFG1_MODE_MASK (0xCU) macro
401 … (((uint32_t)(((uint32_t)(x)) << ADC_CFG1_MODE_SHIFT)) & ADC_CFG1_MODE_MASK)
/hal_nxp-2.7.6/mcux/devices/MK22F51212/
DMK22F51212.h524 #define ADC_CFG1_MODE_MASK (0xCU) macro
532 … (((uint32_t)(((uint32_t)(x)) << ADC_CFG1_MODE_SHIFT)) & ADC_CFG1_MODE_MASK)
/hal_nxp-2.7.6/mcux/devices/MKW24D5/
DMKW24D5.h437 #define ADC_CFG1_MODE_MASK (0xCU) macro
439 … (((uint32_t)(((uint32_t)(x)) << ADC_CFG1_MODE_SHIFT)) & ADC_CFG1_MODE_MASK)
/hal_nxp-2.7.6/mcux/devices/MKE14F16/
DMKE14F16.h635 #define ADC_CFG1_MODE_MASK (0xCU) macro
643 … (((uint32_t)(((uint32_t)(x)) << ADC_CFG1_MODE_SHIFT)) & ADC_CFG1_MODE_MASK)
/hal_nxp-2.7.6/mcux/devices/MKW22D5/
DMKW22D5.h437 #define ADC_CFG1_MODE_MASK (0xCU) macro
439 … (((uint32_t)(((uint32_t)(x)) << ADC_CFG1_MODE_SHIFT)) & ADC_CFG1_MODE_MASK)
/hal_nxp-2.7.6/mcux/devices/MKE16F16/
DMKE16F16.h635 #define ADC_CFG1_MODE_MASK (0xCU) macro
643 … (((uint32_t)(((uint32_t)(x)) << ADC_CFG1_MODE_SHIFT)) & ADC_CFG1_MODE_MASK)
/hal_nxp-2.7.6/mcux/devices/MKE18F16/
DMKE18F16.h635 #define ADC_CFG1_MODE_MASK (0xCU) macro
643 … (((uint32_t)(((uint32_t)(x)) << ADC_CFG1_MODE_SHIFT)) & ADC_CFG1_MODE_MASK)
/hal_nxp-2.7.6/mcux/devices/MKW31Z4/
DMKW31Z4.h357 #define ADC_CFG1_MODE_MASK (0xCU) macro
359 … (((uint32_t)(((uint32_t)(x)) << ADC_CFG1_MODE_SHIFT)) & ADC_CFG1_MODE_MASK)
/hal_nxp-2.7.6/mcux/devices/MK64F12/
DMK64F12.h540 #define ADC_CFG1_MODE_MASK (0xCU) macro
548 … (((uint32_t)(((uint32_t)(x)) << ADC_CFG1_MODE_SHIFT)) & ADC_CFG1_MODE_MASK)
/hal_nxp-2.7.6/mcux/devices/MKW40Z4/
DMKW40Z4.h320 #define ADC_CFG1_MODE_MASK 0xCu macro
323 …(x) (((uint32_t)(((uint32_t)(x))<<ADC_CFG1_MODE_SHIFT))&ADC_CFG1_MODE_MASK)
DMKW40Z4_extension.h382 #define ADC_RD_CFG1_MODE(base) ((ADC_CFG1_REG(base) & ADC_CFG1_MODE_MASK) >> ADC_CFG1_MODE_SHIFT)
386 #define ADC_WR_CFG1_MODE(base, value) (ADC_RMW_CFG1(base, ADC_CFG1_MODE_MASK, ADC_CFG1_MODE(value)))
/hal_nxp-2.7.6/mcux/devices/MKW21Z4/
DMKW21Z4.h356 #define ADC_CFG1_MODE_MASK (0xCU) macro
358 … (((uint32_t)(((uint32_t)(x)) << ADC_CFG1_MODE_SHIFT)) & ADC_CFG1_MODE_MASK)
/hal_nxp-2.7.6/mcux/devices/MKW41Z4/
DMKW41Z4.h357 #define ADC_CFG1_MODE_MASK (0xCU) macro
359 … (((uint32_t)(((uint32_t)(x)) << ADC_CFG1_MODE_SHIFT)) & ADC_CFG1_MODE_MASK)
/hal_nxp-2.7.6/mcux/devices/MKW20Z4/
DMKW20Z4.h320 #define ADC_CFG1_MODE_MASK 0xCu macro
323 …(x) (((uint32_t)(((uint32_t)(x))<<ADC_CFG1_MODE_SHIFT))&ADC_CFG1_MODE_MASK)
/hal_nxp-2.7.6/mcux/devices/MKW30Z4/
DMKW30Z4.h320 #define ADC_CFG1_MODE_MASK 0xCu macro
323 …(x) (((uint32_t)(((uint32_t)(x))<<ADC_CFG1_MODE_SHIFT))&ADC_CFG1_MODE_MASK)
/hal_nxp-2.7.6/mcux/devices/MKV56F24/
DMKV56F24.h782 #define ADC_CFG1_MODE_MASK (0xCU) macro
790 … (((uint32_t)(((uint32_t)(x)) << ADC_CFG1_MODE_SHIFT)) & ADC_CFG1_MODE_MASK)
/hal_nxp-2.7.6/mcux/devices/MK80F25615/
DMK80F25615.h592 #define ADC_CFG1_MODE_MASK (0xCU) macro
600 … (((uint32_t)(((uint32_t)(x)) << ADC_CFG1_MODE_SHIFT)) & ADC_CFG1_MODE_MASK)
/hal_nxp-2.7.6/mcux/devices/MKV58F24/
DMKV58F24.h782 #define ADC_CFG1_MODE_MASK (0xCU) macro
790 … (((uint32_t)(((uint32_t)(x)) << ADC_CFG1_MODE_SHIFT)) & ADC_CFG1_MODE_MASK)
/hal_nxp-2.7.6/mcux/devices/MK82F25615/
DMK82F25615.h586 #define ADC_CFG1_MODE_MASK (0xCU) macro
594 … (((uint32_t)(((uint32_t)(x)) << ADC_CFG1_MODE_SHIFT)) & ADC_CFG1_MODE_MASK)
/hal_nxp-2.7.6/mcux/devices/MK66F18/
DMK66F18.h546 #define ADC_CFG1_MODE_MASK (0xCU) macro
554 … (((uint32_t)(((uint32_t)(x)) << ADC_CFG1_MODE_SHIFT)) & ADC_CFG1_MODE_MASK)