Home
last modified time | relevance | path

Searched refs:CLK_CLKSEL0_HCLK0SEL_Pos (Results 1 – 2 of 2) sorted by relevance

/hal_nuvoton-3.7.0/m2l31x/StdDriver/inc/
Dclk.h65 #define CLK_CLKSEL0_HCLKSEL_HXT (0x0UL << CLK_CLKSEL0_HCLK0SEL_Pos) /*!< Select HCL…
66 #define CLK_CLKSEL0_HCLKSEL_LXT (0x1UL << CLK_CLKSEL0_HCLK0SEL_Pos) /*!< Select HCL…
67 #define CLK_CLKSEL0_HCLKSEL_PLL (0x2UL << CLK_CLKSEL0_HCLK0SEL_Pos) /*!< Select HCL…
68 #define CLK_CLKSEL0_HCLKSEL_LIRC (0x3UL << CLK_CLKSEL0_HCLK0SEL_Pos) /*!< Select HCL…
69 #define CLK_CLKSEL0_HCLKSEL_MIRC (0x5UL << CLK_CLKSEL0_HCLK0SEL_Pos) /*!< Select HCL…
70 #define CLK_CLKSEL0_HCLKSEL_HIRC48M (0x6UL << CLK_CLKSEL0_HCLK0SEL_Pos) /*!< Select HCL…
71 #define CLK_CLKSEL0_HCLKSEL_HIRC (0x7UL << CLK_CLKSEL0_HCLK0SEL_Pos) /*!< Select HCL…
73 #define CLK_CLKSEL0_HCLK0SEL_HXT (0x0UL << CLK_CLKSEL0_HCLK0SEL_Pos) /*!< Select HCL…
74 #define CLK_CLKSEL0_HCLK0SEL_LXT (0x1UL << CLK_CLKSEL0_HCLK0SEL_Pos) /*!< Select HCL…
75 #define CLK_CLKSEL0_HCLK0SEL_PLL (0x2UL << CLK_CLKSEL0_HCLK0SEL_Pos) /*!< Select HCL…
[all …]
/hal_nuvoton-3.7.0/m2l31x/Devices/M2L31/Include/
Dclk_reg.h1759 #define CLK_CLKSEL0_HCLK0SEL_Pos (0) /*!< CLK… macro
1760 #define CLK_CLKSEL0_HCLK0SEL_Msk (0x7ul << CLK_CLKSEL0_HCLK0SEL_Pos) /*!< CLK…