Home
last modified time | relevance | path

Searched refs:ALTCTL (Results 1 – 8 of 8) sorted by relevance

/hal_nuvoton-2.7.6/m48x/StdDriver/src/
Dsc.c73 while(sc->ALTCTL & SC_ALTCTL_SYNC_Msk) in SC_ClearFIFO()
77 sc->ALTCTL |= (SC_ALTCTL_TXRST_Msk | SC_ALTCTL_RXRST_Msk); in SC_ClearFIFO()
93 sc->ALTCTL = 0UL; in SC_Close()
170 sc->ALTCTL |= (SC_ALTCTL_TXRST_Msk | SC_ALTCTL_RXRST_Msk | SC_ALTCTL_ADACEN_Msk); in SC_ResetReader()
250 while(sc->ALTCTL & SC_ALTCTL_SYNC_Msk) in SC_StopAllTimer()
254 sc->ALTCTL &= ~(SC_ALTCTL_CNTEN0_Msk | SC_ALTCTL_CNTEN1_Msk | SC_ALTCTL_CNTEN2_Msk); in SC_StopAllTimer()
281 while(sc->ALTCTL & SC_ALTCTL_SYNC_Msk) in SC_StartTimer()
292 sc->ALTCTL |= SC_ALTCTL_CNTEN0_Msk; in SC_StartTimer()
301 sc->ALTCTL |= SC_ALTCTL_CNTEN1_Msk; in SC_StartTimer()
310 sc->ALTCTL |= SC_ALTCTL_CNTEN2_Msk; in SC_StartTimer()
[all …]
Dwdt.c55 WDT->ALTCTL = u32ResetDelay; in WDT_Open()
Duart.c572 …uart->ALTCTL &= ~(UART_ALTCTL_RS485NMM_Msk | UART_ALTCTL_RS485AUD_Msk | UART_ALTCTL_RS485AAD_Msk |… in UART_SelectRS485Mode()
573 uart->ALTCTL |= (u32Mode | (u32Addr << UART_ALTCTL_ADDRMV_Pos)); in UART_SelectRS485Mode()
596 uart->ALTCTL &= ~(UART_ALTCTL_LINTXEN_Msk | UART_ALTCTL_LINRXEN_Msk | UART_ALTCTL_BRKFL_Msk); in UART_SelectLINMode()
597 uart->ALTCTL |= (u32Mode | (u32BreakLength << UART_ALTCTL_BRKFL_Pos)); in UART_SelectLINMode()
/hal_nuvoton-2.7.6/m48x/Devices/M480/Include/
Dwdt_reg.h126 …__IO uint32_t ALTCTL; /*!< [0x0004] WDT Alternative Control Register … member
Dsc_reg.h687 …__IO uint32_t ALTCTL; /*!< [0x0008] SC Alternate Control Register … member
Dtimer_reg.h721 …__IO uint32_t ALTCTL; /*!< [0x0020] Timer Alternative Control Register … member
Duart_reg.h841 …__IO uint32_t ALTCTL; /*!< [0x002c] UART Alternate Control/Status Register … member
/hal_nuvoton-2.7.6/m48x/StdDriver/inc/
Dtimer_pwm.h151 #define TPWM_ENABLE_PWM_MODE(timer) ((timer)->ALTCTL = (1 << TIMER_ALTCTL_FUNCSEL_Pos))
164 #define TPWM_DISABLE_PWM_MODE(timer) ((timer)->ALTCTL = (0 << TIMER_ALTCTL_FUNCSEL_Pos))