Home
last modified time | relevance | path

Searched refs:UARTE_EVENTS_DMA_TX_END_END_Pos (Results 1 – 9 of 9) sorted by relevance

/hal_nordic-latest/nrfx/mdk/
Dnrf54l09_enga_types.h33381 …#define UARTE_EVENTS_DMA_TX_END_END_Pos (0UL) /*!< Position of END field. … macro
33382 …#define UARTE_EVENTS_DMA_TX_END_END_Msk (0x1UL << UARTE_EVENTS_DMA_TX_END_END_Pos) /*!< Bit mask o…
Dnrf54l15_types.h38782 …#define UARTE_EVENTS_DMA_TX_END_END_Pos (0UL) /*!< Position of END field. … macro
38783 …#define UARTE_EVENTS_DMA_TX_END_END_Msk (0x1UL << UARTE_EVENTS_DMA_TX_END_END_Pos) /*!< Bit mask o…
Dnrf54l05_types.h38782 …#define UARTE_EVENTS_DMA_TX_END_END_Pos (0UL) /*!< Position of END field. … macro
38783 …#define UARTE_EVENTS_DMA_TX_END_END_Msk (0x1UL << UARTE_EVENTS_DMA_TX_END_END_Pos) /*!< Bit mask o…
Dnrf54l10_types.h38782 …#define UARTE_EVENTS_DMA_TX_END_END_Pos (0UL) /*!< Position of END field. … macro
38783 …#define UARTE_EVENTS_DMA_TX_END_END_Msk (0x1UL << UARTE_EVENTS_DMA_TX_END_END_Pos) /*!< Bit mask o…
Dnrf54l20_enga_types.h39689 …#define UARTE_EVENTS_DMA_TX_END_END_Pos (0UL) /*!< Position of END field. … macro
39690 …#define UARTE_EVENTS_DMA_TX_END_END_Msk (0x1UL << UARTE_EVENTS_DMA_TX_END_END_Pos) /*!< Bit mask o…
Dnrf7120_enga_types.h51185 …#define UARTE_EVENTS_DMA_TX_END_END_Pos (0UL) /*!< Position of END field. … macro
51186 …#define UARTE_EVENTS_DMA_TX_END_END_Msk (0x1UL << UARTE_EVENTS_DMA_TX_END_END_Pos) /*!< Bit mask o…
Dnrf9230_engb_types.h79826 …#define UARTE_EVENTS_DMA_TX_END_END_Pos (0UL) /*!< Position of END field. … macro
79827 …#define UARTE_EVENTS_DMA_TX_END_END_Msk (0x1UL << UARTE_EVENTS_DMA_TX_END_END_Pos) /*!< Bit mask o…
Dnrf54h20_types.h79718 …#define UARTE_EVENTS_DMA_TX_END_END_Pos (0UL) /*!< Position of END field. … macro
79719 …#define UARTE_EVENTS_DMA_TX_END_END_Msk (0x1UL << UARTE_EVENTS_DMA_TX_END_END_Pos) /*!< Bit mask o…
Dnrf9230_enga_types.h79300 …#define UARTE_EVENTS_DMA_TX_END_END_Pos (0UL) /*!< Position of END field. … macro
79301 …#define UARTE_EVENTS_DMA_TX_END_END_Msk (0x1UL << UARTE_EVENTS_DMA_TX_END_END_Pos) /*!< Bit mask o…