Home
last modified time | relevance | path

Searched refs:TWIS_INTEN_WRITE_Pos (Results 1 – 20 of 20) sorted by relevance

/hal_nordic-latest/nrfx/mdk/
Dnrf52805_bitfields.h8942 #define TWIS_INTEN_WRITE_Pos (25UL) /*!< Position of WRITE field. */ macro
8943 #define TWIS_INTEN_WRITE_Msk (0x1UL << TWIS_INTEN_WRITE_Pos) /*!< Bit mask of WRITE field. */
Dnrf52810_bitfields.h9950 #define TWIS_INTEN_WRITE_Pos (25UL) /*!< Position of WRITE field. */ macro
9951 #define TWIS_INTEN_WRITE_Msk (0x1UL << TWIS_INTEN_WRITE_Pos) /*!< Bit mask of WRITE field. */
Dnrf52811_bitfields.h10655 #define TWIS_INTEN_WRITE_Pos (25UL) /*!< Position of WRITE field. */ macro
10656 #define TWIS_INTEN_WRITE_Msk (0x1UL << TWIS_INTEN_WRITE_Pos) /*!< Bit mask of WRITE field. */
Dnrf5340_network_bitfields.h11192 #define TWIS_INTEN_WRITE_Pos (25UL) /*!< Position of WRITE field. */ macro
11193 #define TWIS_INTEN_WRITE_Msk (0x1UL << TWIS_INTEN_WRITE_Pos) /*!< Bit mask of WRITE field. */
Dnrf52820_bitfields.h9293 #define TWIS_INTEN_WRITE_Pos (25UL) /*!< Position of WRITE field. */ macro
9294 #define TWIS_INTEN_WRITE_Msk (0x1UL << TWIS_INTEN_WRITE_Pos) /*!< Bit mask of WRITE field. */
Dnrf9160_bitfields.h14927 #define TWIS_INTEN_WRITE_Pos (25UL) /*!< Position of WRITE field. */ macro
14928 #define TWIS_INTEN_WRITE_Msk (0x1UL << TWIS_INTEN_WRITE_Pos) /*!< Bit mask of WRITE field. */
Dnrf9120_bitfields.h15004 #define TWIS_INTEN_WRITE_Pos (25UL) /*!< Position of WRITE field. */ macro
15005 #define TWIS_INTEN_WRITE_Msk (0x1UL << TWIS_INTEN_WRITE_Pos) /*!< Bit mask of WRITE field. */
Dnrf52_bitfields.h13348 #define TWIS_INTEN_WRITE_Pos (25UL) /*!< Position of WRITE field. */ macro
13349 #define TWIS_INTEN_WRITE_Msk (0x1UL << TWIS_INTEN_WRITE_Pos) /*!< Bit mask of WRITE field. */
Dnrf52840_bitfields.h16221 #define TWIS_INTEN_WRITE_Pos (25UL) /*!< Position of WRITE field. */ macro
16222 #define TWIS_INTEN_WRITE_Msk (0x1UL << TWIS_INTEN_WRITE_Pos) /*!< Bit mask of WRITE field. */
Dnrf52833_bitfields.h14223 #define TWIS_INTEN_WRITE_Pos (25UL) /*!< Position of WRITE field. */ macro
14224 #define TWIS_INTEN_WRITE_Msk (0x1UL << TWIS_INTEN_WRITE_Pos) /*!< Bit mask of WRITE field. */
Dnrf5340_application_bitfields.h17213 #define TWIS_INTEN_WRITE_Pos (25UL) /*!< Position of WRITE field. */ macro
17214 #define TWIS_INTEN_WRITE_Msk (0x1UL << TWIS_INTEN_WRITE_Pos) /*!< Bit mask of WRITE field. */
Dnrf54l09_enga_types.h32574 …#define TWIS_INTEN_WRITE_Pos (15UL) /*!< Position of WRITE field. … macro
32575 …#define TWIS_INTEN_WRITE_Msk (0x1UL << TWIS_INTEN_WRITE_Pos) /*!< Bit mask of WRITE field. …
Dnrf54l15_types.h37975 …#define TWIS_INTEN_WRITE_Pos (15UL) /*!< Position of WRITE field. … macro
37976 …#define TWIS_INTEN_WRITE_Msk (0x1UL << TWIS_INTEN_WRITE_Pos) /*!< Bit mask of WRITE field. …
Dnrf54l05_types.h37975 …#define TWIS_INTEN_WRITE_Pos (15UL) /*!< Position of WRITE field. … macro
37976 …#define TWIS_INTEN_WRITE_Msk (0x1UL << TWIS_INTEN_WRITE_Pos) /*!< Bit mask of WRITE field. …
Dnrf54l10_types.h37975 …#define TWIS_INTEN_WRITE_Pos (15UL) /*!< Position of WRITE field. … macro
37976 …#define TWIS_INTEN_WRITE_Msk (0x1UL << TWIS_INTEN_WRITE_Pos) /*!< Bit mask of WRITE field. …
Dnrf54l20_enga_types.h38882 …#define TWIS_INTEN_WRITE_Pos (15UL) /*!< Position of WRITE field. … macro
38883 …#define TWIS_INTEN_WRITE_Msk (0x1UL << TWIS_INTEN_WRITE_Pos) /*!< Bit mask of WRITE field. …
Dnrf7120_enga_types.h50378 …#define TWIS_INTEN_WRITE_Pos (15UL) /*!< Position of WRITE field. … macro
50379 …#define TWIS_INTEN_WRITE_Msk (0x1UL << TWIS_INTEN_WRITE_Pos) /*!< Bit mask of WRITE field. …
Dnrf9230_engb_types.h79019 …#define TWIS_INTEN_WRITE_Pos (15UL) /*!< Position of WRITE field. … macro
79020 …#define TWIS_INTEN_WRITE_Msk (0x1UL << TWIS_INTEN_WRITE_Pos) /*!< Bit mask of WRITE field. …
Dnrf54h20_types.h78911 …#define TWIS_INTEN_WRITE_Pos (15UL) /*!< Position of WRITE field. … macro
78912 …#define TWIS_INTEN_WRITE_Msk (0x1UL << TWIS_INTEN_WRITE_Pos) /*!< Bit mask of WRITE field. …
Dnrf9230_enga_types.h78493 …#define TWIS_INTEN_WRITE_Pos (15UL) /*!< Position of WRITE field. … macro
78494 …#define TWIS_INTEN_WRITE_Msk (0x1UL << TWIS_INTEN_WRITE_Pos) /*!< Bit mask of WRITE field. …