Home
last modified time | relevance | path

Searched refs:SPU_FEATURE_GRTC_CLK_SECATTR_Pos (Results 1 – 9 of 9) sorted by relevance

/hal_nordic-latest/nrfx/mdk/
Dnrf54l09_enga_types.h27234 …#define SPU_FEATURE_GRTC_CLK_SECATTR_Pos (4UL) /*!< Position of SECATTR field. … macro
27235 …#define SPU_FEATURE_GRTC_CLK_SECATTR_Msk (0x1UL << SPU_FEATURE_GRTC_CLK_SECATTR_Pos) /*!< Bit mask…
Dnrf54l15_types.h32606 …#define SPU_FEATURE_GRTC_CLK_SECATTR_Pos (4UL) /*!< Position of SECATTR field. … macro
32607 …#define SPU_FEATURE_GRTC_CLK_SECATTR_Msk (0x1UL << SPU_FEATURE_GRTC_CLK_SECATTR_Pos) /*!< Bit mask…
Dnrf54l05_types.h32606 …#define SPU_FEATURE_GRTC_CLK_SECATTR_Pos (4UL) /*!< Position of SECATTR field. … macro
32607 …#define SPU_FEATURE_GRTC_CLK_SECATTR_Msk (0x1UL << SPU_FEATURE_GRTC_CLK_SECATTR_Pos) /*!< Bit mask…
Dnrf54l10_types.h32606 …#define SPU_FEATURE_GRTC_CLK_SECATTR_Pos (4UL) /*!< Position of SECATTR field. … macro
32607 …#define SPU_FEATURE_GRTC_CLK_SECATTR_Msk (0x1UL << SPU_FEATURE_GRTC_CLK_SECATTR_Pos) /*!< Bit mask…
Dnrf54l20_enga_types.h32268 …#define SPU_FEATURE_GRTC_CLK_SECATTR_Pos (4UL) /*!< Position of SECATTR field. … macro
32269 …#define SPU_FEATURE_GRTC_CLK_SECATTR_Msk (0x1UL << SPU_FEATURE_GRTC_CLK_SECATTR_Pos) /*!< Bit mask…
Dnrf7120_enga_types.h42091 …#define SPU_FEATURE_GRTC_CLK_SECATTR_Pos (4UL) /*!< Position of SECATTR field. … macro
42092 …#define SPU_FEATURE_GRTC_CLK_SECATTR_Msk (0x1UL << SPU_FEATURE_GRTC_CLK_SECATTR_Pos) /*!< Bit mask…
Dnrf9230_engb_types.h71498 …#define SPU_FEATURE_GRTC_CLK_SECATTR_Pos (4UL) /*!< Position of SECATTR field. … macro
71499 …#define SPU_FEATURE_GRTC_CLK_SECATTR_Msk (0x1UL << SPU_FEATURE_GRTC_CLK_SECATTR_Pos) /*!< Bit mask…
Dnrf54h20_types.h70124 …#define SPU_FEATURE_GRTC_CLK_SECATTR_Pos (4UL) /*!< Position of SECATTR field. … macro
70125 …#define SPU_FEATURE_GRTC_CLK_SECATTR_Msk (0x1UL << SPU_FEATURE_GRTC_CLK_SECATTR_Pos) /*!< Bit mask…
Dnrf9230_enga_types.h70972 …#define SPU_FEATURE_GRTC_CLK_SECATTR_Pos (4UL) /*!< Position of SECATTR field. … macro
70973 …#define SPU_FEATURE_GRTC_CLK_SECATTR_Msk (0x1UL << SPU_FEATURE_GRTC_CLK_SECATTR_Pos) /*!< Bit mask…