Home
last modified time | relevance | path

Searched refs:POWER (Results 1 – 25 of 59) sorted by relevance

123

/hal_nordic-latest/nrfx/hal/
Dnrf_memconf.h330 p_reg->POWER[power_id].CONTROL = ((p_reg->POWER[power_id].CONTROL & in nrf_memconf_ramblock_control_enable_set()
347 p_reg->POWER[power_id].CONTROL |= ramblock_mask; in nrf_memconf_ramblock_control_mask_enable_set()
351 p_reg->POWER[power_id].CONTROL &= ~ramblock_mask; in nrf_memconf_ramblock_control_mask_enable_set()
362 return (bool)(p_reg->POWER[power_id].CONTROL & (MEMCONF_POWER_CONTROL_MEM0_Msk << ramblock)); in nrf_memconf_ramblock_control_enable_check()
373 p_reg->POWER[power_id].RET = ((p_reg->POWER[power_id].RET & in nrf_memconf_ramblock_ret_enable_set()
389 p_reg->POWER[power_id].RET |= ramblock_mask; in nrf_memconf_ramblock_ret_mask_enable_set()
393 p_reg->POWER[power_id].RET &= ~ramblock_mask; in nrf_memconf_ramblock_ret_mask_enable_set()
404 return (bool)(p_reg->POWER[power_id].RET & (MEMCONF_POWER_RET_MEM0_Msk << ramblock)); in nrf_memconf_ramblock_ret_enable_check()
416 p_reg->POWER[power_id].RET2 = ((p_reg->POWER[power_id].RET2 & in nrf_memconf_ramblock_ret2_enable_set()
430 return (bool)(p_reg->POWER[power_id].RET2 & (MEMCONF_POWER_RET2_MEM0_Msk << ramblock)); in nrf_memconf_ramblock_ret2_enable_check()
[all …]
Dnrf_vmc.h231 p_reg->RAM[ram_block_num].POWER = in nrf_vmc_ram_block_config()
241 p_reg->RAM[ram_block_num].POWER = 0; in nrf_vmc_ram_block_clear()
283 return p_reg->RAM[ram_block_num].POWER & (NRFX_BIT_MASK(VMC_RAM_SECTION_COUNT) << in nrf_vmc_ram_block_power_mask_get()
326 return p_reg->RAM[ram_block_num].POWER & (NRFX_BIT_MASK(VMC_RAM_SECTION_COUNT) << in nrf_vmc_ram_block_retention_mask_get()
Dnrf_rramc.h675 p_config->access_timeout = (uint16_t)((p_reg->POWER.CONFIG & in nrf_rramc_power_config_get()
678 p_config->abort_on_pof = ((p_reg->POWER.CONFIG & in nrf_rramc_power_config_get()
687 p_reg->POWER.CONFIG = in nrf_rramc_power_config_set()
/hal_nordic-latest/nrfx/mdk/
Dsystem_nrf54l.c143 …NRF_RRAMC->POWER.LOWPOWERCONFIG = (RRAMC_POWER_LOWPOWERCONFIG_MODE_PowerOff << RRAMC_POWER_LOWPOWE… in SystemInit()
148 NRF_MEMCONF->POWER[0].RET = 0xFFFFFF3Ful; in SystemInit()
149 NRF_MEMCONF->POWER[0].RET2 = 0xFFFFFF00ul; in SystemInit()
154 NRF_MEMCONF->POWER[0].RET = 0xFFFFFF07ul; in SystemInit()
155 NRF_MEMCONF->POWER[0].RET2 = 0xFFFFFF00ul; in SystemInit()
Dnrf51.h400 …__IOM uint32_t POWER; /*!< (@ 0x00000FFC) Peripheral power control. … member
457 …__IOM uint32_t POWER; /*!< (@ 0x00000FFC) Peripheral power control. … member
491 …__IOM uint32_t POWER; /*!< (@ 0x00000FFC) Peripheral power control. … member
546 …__IOM uint32_t POWER; /*!< (@ 0x00000FFC) Peripheral power control. … member
601 …__IOM uint32_t POWER; /*!< (@ 0x00000FFC) Peripheral power control. … member
627 …__IOM uint32_t POWER; /*!< (@ 0x00000FFC) Peripheral power control. … member
656 …__IOM uint32_t POWER; /*!< (@ 0x00000FFC) Peripheral power control. … member
695 …__IOM uint32_t POWER; /*!< (@ 0x00000FFC) Peripheral power control. … member
736 …__IOM uint32_t POWER; /*!< (@ 0x00000FFC) Peripheral power control. … member
763 …__IOM uint32_t POWER; /*!< (@ 0x00000FFC) Peripheral power control. … member
[all …]
Dnrf7120_enga_wificore_peripherals.h52 #define LMAC_VPR_VPRSAVEDCTX_REGNAME NRF_MEMCONFWIFI->POWER[0].RET /*!< (unspecified) …
78 #define UMAC_VPR_VPRSAVEDCTX_REGNAME NRF_MEMCONFWIFI->POWER[0].RET /*!< (unspecified) …
104 #define VPR00_VPRSAVEDCTX_REGNAME NRF_MEMCONF->POWER[1].RET /*!< (unspecified) …
Dnrf54h20_ppr_peripherals.h255 #define VPR121_VPRSAVEDCTX_REGNAME NRF_MEMCONF120->POWER[0].RET /*!< (unspecified) …
277 #define VPR130_VPRSAVEDCTX_REGNAME NRF_MEMCONF130->POWER[0].RET /*!< (unspecified) …
Dnrf54h20_flpr_peripherals.h255 #define VPR121_VPRSAVEDCTX_REGNAME NRF_MEMCONF120->POWER[0].RET /*!< (unspecified) …
277 #define VPR130_VPRSAVEDCTX_REGNAME NRF_MEMCONF130->POWER[0].RET /*!< (unspecified) …
Dnrf9230_enga_flpr_peripherals.h249 #define VPR121_VPRSAVEDCTX_REGNAME NRF_MEMCONF120->POWER[0].RET /*!< (unspecified) …
271 #define VPR130_VPRSAVEDCTX_REGNAME NRF_MEMCONF130->POWER[0].RET /*!< (unspecified) …
Dnrf9230_enga_ppr_peripherals.h249 #define VPR121_VPRSAVEDCTX_REGNAME NRF_MEMCONF120->POWER[0].RET /*!< (unspecified) …
271 #define VPR130_VPRSAVEDCTX_REGNAME NRF_MEMCONF130->POWER[0].RET /*!< (unspecified) …
Dnrf9230_engb_flpr_peripherals.h253 #define VPR121_VPRSAVEDCTX_REGNAME NRF_MEMCONF120->POWER[0].RET /*!< (unspecified) …
275 #define VPR130_VPRSAVEDCTX_REGNAME NRF_MEMCONF130->POWER[0].RET /*!< (unspecified) …
Dnrf9230_engb_ppr_peripherals.h253 #define VPR121_VPRSAVEDCTX_REGNAME NRF_MEMCONF120->POWER[0].RET /*!< (unspecified) …
275 #define VPR130_VPRSAVEDCTX_REGNAME NRF_MEMCONF130->POWER[0].RET /*!< (unspecified) …
Dnrf9230_enga_radiocore_peripherals.h624 #define VPR121_VPRSAVEDCTX_REGNAME NRF_MEMCONF120->POWER[0].RET /*!< (unspecified) …
646 #define VPR130_VPRSAVEDCTX_REGNAME NRF_MEMCONF130->POWER[0].RET /*!< (unspecified) …
Dnrf54h20_application_peripherals.h540 #define VPR121_VPRSAVEDCTX_REGNAME NRF_MEMCONF120->POWER[0].RET /*!< (unspecified) …
562 #define VPR130_VPRSAVEDCTX_REGNAME NRF_MEMCONF130->POWER[0].RET /*!< (unspecified) …
Dnrf9230_engb_application_peripherals.h532 #define VPR121_VPRSAVEDCTX_REGNAME NRF_MEMCONF120->POWER[0].RET /*!< (unspecified) …
554 #define VPR130_VPRSAVEDCTX_REGNAME NRF_MEMCONF130->POWER[0].RET /*!< (unspecified) …
Dnrf9230_enga_application_peripherals.h528 #define VPR121_VPRSAVEDCTX_REGNAME NRF_MEMCONF120->POWER[0].RET /*!< (unspecified) …
550 #define VPR130_VPRSAVEDCTX_REGNAME NRF_MEMCONF130->POWER[0].RET /*!< (unspecified) …
Dnrf9230_engb_radiocore_peripherals.h632 #define VPR121_VPRSAVEDCTX_REGNAME NRF_MEMCONF120->POWER[0].RET /*!< (unspecified) …
654 #define VPR130_VPRSAVEDCTX_REGNAME NRF_MEMCONF130->POWER[0].RET /*!< (unspecified) …
Dnrf54h20_radiocore_peripherals.h841 #define VPR121_VPRSAVEDCTX_REGNAME NRF_MEMCONF120->POWER[0].RET /*!< (unspecified) …
863 #define VPR130_VPRSAVEDCTX_REGNAME NRF_MEMCONF130->POWER[0].RET /*!< (unspecified) …
Dnrf54l09_enga_application_peripherals.h326 #define VPR00_VPRSAVEDCTX_REGNAME NRF_MEMCONF->POWER[1].RET /*!< (unspecified) …
Dnrf54l09_enga_flpr_peripherals.h309 #define VPR00_VPRSAVEDCTX_REGNAME NRF_MEMCONF->POWER[1].RET /*!< (unspecified) …
/hal_nordic-latest/nrfx/doc/sphinx/drivers/power/
Ddriver.rst1 POWER driver
Dhal.rst1 POWER HAL
Dindex.rst1 POWER chapter
/hal_nordic-latest/nrfx/doc/
Dnrfx_api.dox86 @defgroup nrf_power POWER
/hal_nordic-latest/nrfx/
DCHANGELOG.md108 - Added support for changing the sub-power mode in the POWER driver.
137 - Fixed a missing CTRLAP reset reason for nRF91 in the POWER HAL.
165 - Changed functions for setting and reading the GPREGRET registers in the POWER HAL. Now there are …
387 - Implemented workaround for nRF53 Series anomaly 53 in the POWER driver.
393 - Fixed unused parameters in the PPI, CLOCK, SPIM and POWER drivers to resolve compilation warnings…
396 - Fixed implementation of workaround for nRF52 Series anomaly 197 in the POWER HAL, which was appli…
403 - Implemented workaround for nRF52 Series anomaly 197 in the POWER HAL.
460 - Expanded HALs to cover new functions in nRF5340: GPIO, I2S, PDM, POWER, QSPI, and REGULATORS.
747 - HAL for: ADC, CLOCK, COMP, ECB, EGU, GPIO, GPIOTE, I2S, LPCOMP, NVMC, PDM, POWER, PPI, PWM, QDEC,…
748 - Drivers for: ADC, CLOCK, COMP, GPIOTE, I2S, LPCOMP, PDM, POWER, PWM, QDEC, QSPI, RNG, RTC, SAADC,…

123