Home
last modified time | relevance | path

Searched refs:ETM_TRCVIIECTLR_INCLUDE0_Pos (Results 1 – 9 of 9) sorted by relevance

/hal_nordic-latest/nrfx/mdk/
Dnrf54l09_enga_types.h7995 …#define ETM_TRCVIIECTLR_INCLUDE0_Pos (0UL) /*!< Position of INCLUDE0 field. … macro
7996 …#define ETM_TRCVIIECTLR_INCLUDE0_Msk (0x1UL << ETM_TRCVIIECTLR_INCLUDE0_Pos) /*!< Bit mask of INCL…
Dnrf54l15_types.h7698 …#define ETM_TRCVIIECTLR_INCLUDE0_Pos (0UL) /*!< Position of INCLUDE0 field. … macro
7699 …#define ETM_TRCVIIECTLR_INCLUDE0_Msk (0x1UL << ETM_TRCVIIECTLR_INCLUDE0_Pos) /*!< Bit mask of INCL…
Dnrf54l05_types.h7698 …#define ETM_TRCVIIECTLR_INCLUDE0_Pos (0UL) /*!< Position of INCLUDE0 field. … macro
7699 …#define ETM_TRCVIIECTLR_INCLUDE0_Msk (0x1UL << ETM_TRCVIIECTLR_INCLUDE0_Pos) /*!< Bit mask of INCL…
Dnrf54l10_types.h7698 …#define ETM_TRCVIIECTLR_INCLUDE0_Pos (0UL) /*!< Position of INCLUDE0 field. … macro
7699 …#define ETM_TRCVIIECTLR_INCLUDE0_Msk (0x1UL << ETM_TRCVIIECTLR_INCLUDE0_Pos) /*!< Bit mask of INCL…
Dnrf54l20_enga_types.h8165 …#define ETM_TRCVIIECTLR_INCLUDE0_Pos (0UL) /*!< Position of INCLUDE0 field. … macro
8166 …#define ETM_TRCVIIECTLR_INCLUDE0_Msk (0x1UL << ETM_TRCVIIECTLR_INCLUDE0_Pos) /*!< Bit mask of INCL…
Dnrf7120_enga_types.h9638 …#define ETM_TRCVIIECTLR_INCLUDE0_Pos (0UL) /*!< Position of INCLUDE0 field. … macro
9639 …#define ETM_TRCVIIECTLR_INCLUDE0_Msk (0x1UL << ETM_TRCVIIECTLR_INCLUDE0_Pos) /*!< Bit mask of INCL…
Dnrf9230_engb_types.h14495 …#define ETM_TRCVIIECTLR_INCLUDE0_Pos (0UL) /*!< Position of INCLUDE0 field. … macro
14496 …#define ETM_TRCVIIECTLR_INCLUDE0_Msk (0x1UL << ETM_TRCVIIECTLR_INCLUDE0_Pos) /*!< Bit mask of INCL…
Dnrf54h20_types.h14887 …#define ETM_TRCVIIECTLR_INCLUDE0_Pos (0UL) /*!< Position of INCLUDE0 field. … macro
14888 …#define ETM_TRCVIIECTLR_INCLUDE0_Msk (0x1UL << ETM_TRCVIIECTLR_INCLUDE0_Pos) /*!< Bit mask of INCL…
Dnrf9230_enga_types.h13969 …#define ETM_TRCVIIECTLR_INCLUDE0_Pos (0UL) /*!< Position of INCLUDE0 field. … macro
13970 …#define ETM_TRCVIIECTLR_INCLUDE0_Msk (0x1UL << ETM_TRCVIIECTLR_INCLUDE0_Pos) /*!< Bit mask of INCL…