Home
last modified time | relevance | path

Searched refs:ETM_TRCVDARCCTLR_EXCLUDE5_Pos (Results 1 – 9 of 9) sorted by relevance

/hal_nordic-latest/nrfx/mdk/
Dnrf54l09_enga_types.h8971 …#define ETM_TRCVDARCCTLR_EXCLUDE5_Pos (21UL) /*!< Position of EXCLUDE5 field. … macro
8972 …#define ETM_TRCVDARCCTLR_EXCLUDE5_Msk (0x1UL << ETM_TRCVDARCCTLR_EXCLUDE5_Pos) /*!< Bit mask of EX…
Dnrf54l15_types.h8674 …#define ETM_TRCVDARCCTLR_EXCLUDE5_Pos (21UL) /*!< Position of EXCLUDE5 field. … macro
8675 …#define ETM_TRCVDARCCTLR_EXCLUDE5_Msk (0x1UL << ETM_TRCVDARCCTLR_EXCLUDE5_Pos) /*!< Bit mask of EX…
Dnrf54l05_types.h8674 …#define ETM_TRCVDARCCTLR_EXCLUDE5_Pos (21UL) /*!< Position of EXCLUDE5 field. … macro
8675 …#define ETM_TRCVDARCCTLR_EXCLUDE5_Msk (0x1UL << ETM_TRCVDARCCTLR_EXCLUDE5_Pos) /*!< Bit mask of EX…
Dnrf54l10_types.h8674 …#define ETM_TRCVDARCCTLR_EXCLUDE5_Pos (21UL) /*!< Position of EXCLUDE5 field. … macro
8675 …#define ETM_TRCVDARCCTLR_EXCLUDE5_Msk (0x1UL << ETM_TRCVDARCCTLR_EXCLUDE5_Pos) /*!< Bit mask of EX…
Dnrf54l20_enga_types.h9141 …#define ETM_TRCVDARCCTLR_EXCLUDE5_Pos (21UL) /*!< Position of EXCLUDE5 field. … macro
9142 …#define ETM_TRCVDARCCTLR_EXCLUDE5_Msk (0x1UL << ETM_TRCVDARCCTLR_EXCLUDE5_Pos) /*!< Bit mask of EX…
Dnrf7120_enga_types.h10614 …#define ETM_TRCVDARCCTLR_EXCLUDE5_Pos (21UL) /*!< Position of EXCLUDE5 field. … macro
10615 …#define ETM_TRCVDARCCTLR_EXCLUDE5_Msk (0x1UL << ETM_TRCVDARCCTLR_EXCLUDE5_Pos) /*!< Bit mask of EX…
Dnrf9230_engb_types.h15471 …#define ETM_TRCVDARCCTLR_EXCLUDE5_Pos (21UL) /*!< Position of EXCLUDE5 field. … macro
15472 …#define ETM_TRCVDARCCTLR_EXCLUDE5_Msk (0x1UL << ETM_TRCVDARCCTLR_EXCLUDE5_Pos) /*!< Bit mask of EX…
Dnrf54h20_types.h15863 …#define ETM_TRCVDARCCTLR_EXCLUDE5_Pos (21UL) /*!< Position of EXCLUDE5 field. … macro
15864 …#define ETM_TRCVDARCCTLR_EXCLUDE5_Msk (0x1UL << ETM_TRCVDARCCTLR_EXCLUDE5_Pos) /*!< Bit mask of EX…
Dnrf9230_enga_types.h14945 …#define ETM_TRCVDARCCTLR_EXCLUDE5_Pos (21UL) /*!< Position of EXCLUDE5 field. … macro
14946 …#define ETM_TRCVDARCCTLR_EXCLUDE5_Msk (0x1UL << ETM_TRCVDARCCTLR_EXCLUDE5_Pos) /*!< Bit mask of EX…