Home
last modified time | relevance | path

Searched refs:ETM_TRCEVENTCTL1R_INSTEN3_Pos (Results 1 – 9 of 9) sorted by relevance

/hal_nordic-latest/nrfx/mdk/
Dnrf54l09_enga_types.h7477 …#define ETM_TRCEVENTCTL1R_INSTEN3_Pos (3UL) /*!< Position of INSTEN3 field. … macro
7478 …#define ETM_TRCEVENTCTL1R_INSTEN3_Msk (0x1UL << ETM_TRCEVENTCTL1R_INSTEN3_Pos) /*!< Bit mask of IN…
Dnrf54l15_types.h7180 …#define ETM_TRCEVENTCTL1R_INSTEN3_Pos (3UL) /*!< Position of INSTEN3 field. … macro
7181 …#define ETM_TRCEVENTCTL1R_INSTEN3_Msk (0x1UL << ETM_TRCEVENTCTL1R_INSTEN3_Pos) /*!< Bit mask of IN…
Dnrf54l05_types.h7180 …#define ETM_TRCEVENTCTL1R_INSTEN3_Pos (3UL) /*!< Position of INSTEN3 field. … macro
7181 …#define ETM_TRCEVENTCTL1R_INSTEN3_Msk (0x1UL << ETM_TRCEVENTCTL1R_INSTEN3_Pos) /*!< Bit mask of IN…
Dnrf54l10_types.h7180 …#define ETM_TRCEVENTCTL1R_INSTEN3_Pos (3UL) /*!< Position of INSTEN3 field. … macro
7181 …#define ETM_TRCEVENTCTL1R_INSTEN3_Msk (0x1UL << ETM_TRCEVENTCTL1R_INSTEN3_Pos) /*!< Bit mask of IN…
Dnrf54l20_enga_types.h7647 …#define ETM_TRCEVENTCTL1R_INSTEN3_Pos (3UL) /*!< Position of INSTEN3 field. … macro
7648 …#define ETM_TRCEVENTCTL1R_INSTEN3_Msk (0x1UL << ETM_TRCEVENTCTL1R_INSTEN3_Pos) /*!< Bit mask of IN…
Dnrf7120_enga_types.h9120 …#define ETM_TRCEVENTCTL1R_INSTEN3_Pos (3UL) /*!< Position of INSTEN3 field. … macro
9121 …#define ETM_TRCEVENTCTL1R_INSTEN3_Msk (0x1UL << ETM_TRCEVENTCTL1R_INSTEN3_Pos) /*!< Bit mask of IN…
Dnrf9230_engb_types.h13977 …#define ETM_TRCEVENTCTL1R_INSTEN3_Pos (3UL) /*!< Position of INSTEN3 field. … macro
13978 …#define ETM_TRCEVENTCTL1R_INSTEN3_Msk (0x1UL << ETM_TRCEVENTCTL1R_INSTEN3_Pos) /*!< Bit mask of IN…
Dnrf54h20_types.h14369 …#define ETM_TRCEVENTCTL1R_INSTEN3_Pos (3UL) /*!< Position of INSTEN3 field. … macro
14370 …#define ETM_TRCEVENTCTL1R_INSTEN3_Msk (0x1UL << ETM_TRCEVENTCTL1R_INSTEN3_Pos) /*!< Bit mask of IN…
Dnrf9230_enga_types.h13451 …#define ETM_TRCEVENTCTL1R_INSTEN3_Pos (3UL) /*!< Position of INSTEN3 field. … macro
13452 …#define ETM_TRCEVENTCTL1R_INSTEN3_Msk (0x1UL << ETM_TRCEVENTCTL1R_INSTEN3_Pos) /*!< Bit mask of IN…