Home
last modified time | relevance | path

Searched refs:mask (Results 1 – 25 of 74) sorted by relevance

123

/hal_nordic-3.5.0/nrfx/haly/
Dnrfy_lpcomp.h45 uint32_t mask,
49 uint32_t mask,
54 uint32_t mask);
93 uint32_t mask, in nrfy_lpcomp_int_init() argument
98 __nrfy_internal_lpcomp_event_enabled_clear(p_reg, mask, NRF_LPCOMP_EVENT_READY); in nrfy_lpcomp_int_init()
99 __nrfy_internal_lpcomp_event_enabled_clear(p_reg, mask, NRF_LPCOMP_EVENT_DOWN); in nrfy_lpcomp_int_init()
100 __nrfy_internal_lpcomp_event_enabled_clear(p_reg, mask, NRF_LPCOMP_EVENT_UP); in nrfy_lpcomp_int_init()
101 __nrfy_internal_lpcomp_event_enabled_clear(p_reg, mask, NRF_LPCOMP_EVENT_CROSS); in nrfy_lpcomp_int_init()
108 nrf_lpcomp_int_enable(p_reg, mask); in nrfy_lpcomp_int_init()
134 uint32_t mask) in nrfy_lpcomp_events_process() argument
[all …]
Dnrfy_pwm.h45 uint32_t mask,
49 NRFY_STATIC_INLINE uint32_t __nrfy_internal_pwm_events_process(NRF_PWM_Type * p_reg, uint32_t mask);
52 uint32_t mask,
111 uint32_t mask, in nrfy_pwm_int_init() argument
115 __nrfy_internal_pwm_event_enabled_clear(p_reg, mask, NRF_PWM_EVENT_LOOPSDONE); in nrfy_pwm_int_init()
116 __nrfy_internal_pwm_event_enabled_clear(p_reg, mask, NRF_PWM_EVENT_SEQEND0); in nrfy_pwm_int_init()
117 __nrfy_internal_pwm_event_enabled_clear(p_reg, mask, NRF_PWM_EVENT_SEQEND1); in nrfy_pwm_int_init()
118 __nrfy_internal_pwm_event_enabled_clear(p_reg, mask, NRF_PWM_EVENT_STOPPED); in nrfy_pwm_int_init()
119 __nrfy_internal_pwm_event_enabled_clear(p_reg, mask, NRF_PWM_EVENT_SEQSTARTED0); in nrfy_pwm_int_init()
120 __nrfy_internal_pwm_event_enabled_clear(p_reg, mask, NRF_PWM_EVENT_SEQSTARTED1); in nrfy_pwm_int_init()
[all …]
Dnrfy_rtc.h45 uint32_t mask,
50 uint32_t mask);
53 uint32_t mask,
91 uint32_t mask, in nrfy_rtc_int_init() argument
95 __nrfy_internal_rtc_event_enabled_clear(p_reg, mask, NRF_RTC_EVENT_TICK); in nrfy_rtc_int_init()
96 __nrfy_internal_rtc_event_enabled_clear(p_reg, mask, NRF_RTC_EVENT_OVERFLOW); in nrfy_rtc_int_init()
100 __nrfy_internal_rtc_event_enabled_clear(p_reg, mask, nrf_rtc_compare_event_get(i)); in nrfy_rtc_int_init()
109 nrf_rtc_int_enable(p_reg, mask); in nrfy_rtc_int_init()
135 uint32_t mask) in nrfy_rtc_events_process() argument
137 uint32_t evt_mask = __nrfy_internal_rtc_events_process(p_reg, mask); in nrfy_rtc_events_process()
[all …]
Dnrfy_uarte.h47 uint32_t mask,
51 uint32_t mask,
57 uint32_t mask,
132 uint32_t mask, in nrfy_uarte_int_init() argument
136 __nrfy_internal_uarte_event_enabled_clear(p_reg, mask, NRF_UARTE_EVENT_CTS); in nrfy_uarte_int_init()
137 __nrfy_internal_uarte_event_enabled_clear(p_reg, mask, NRF_UARTE_EVENT_NCTS); in nrfy_uarte_int_init()
138 __nrfy_internal_uarte_event_enabled_clear(p_reg, mask, NRF_UARTE_EVENT_RXDRDY); in nrfy_uarte_int_init()
139 __nrfy_internal_uarte_event_enabled_clear(p_reg, mask, NRF_UARTE_EVENT_ENDRX); in nrfy_uarte_int_init()
140 __nrfy_internal_uarte_event_enabled_clear(p_reg, mask, NRF_UARTE_EVENT_TXDRDY); in nrfy_uarte_int_init()
141 __nrfy_internal_uarte_event_enabled_clear(p_reg, mask, NRF_UARTE_EVENT_ENDTX); in nrfy_uarte_int_init()
[all …]
Dnrfy_comp.h45 uint32_t mask,
49 uint32_t mask,
54 uint32_t mask);
119 uint32_t mask, in nrfy_comp_int_init() argument
124 __nrfy_internal_comp_event_enabled_clear(p_reg, mask, NRF_COMP_EVENT_READY); in nrfy_comp_int_init()
125 __nrfy_internal_comp_event_enabled_clear(p_reg, mask, NRF_COMP_EVENT_DOWN); in nrfy_comp_int_init()
126 __nrfy_internal_comp_event_enabled_clear(p_reg, mask, NRF_COMP_EVENT_UP); in nrfy_comp_int_init()
127 __nrfy_internal_comp_event_enabled_clear(p_reg, mask, NRF_COMP_EVENT_CROSS); in nrfy_comp_int_init()
134 nrf_comp_int_enable(p_reg, mask); in nrfy_comp_int_init()
160 uint32_t mask) in nrfy_comp_events_process() argument
[all …]
Dnrfy_twim.h47 uint32_t mask,
51 uint32_t mask,
57 uint32_t mask,
130 uint32_t mask, in nrfy_twim_int_init() argument
134 __nrfy_internal_twim_event_enabled_clear(p_reg, mask, NRF_TWIM_EVENT_TXSTARTED); in nrfy_twim_int_init()
135 __nrfy_internal_twim_event_enabled_clear(p_reg, mask, NRF_TWIM_EVENT_RXSTARTED); in nrfy_twim_int_init()
136 __nrfy_internal_twim_event_enabled_clear(p_reg, mask, NRF_TWIM_EVENT_LASTTX); in nrfy_twim_int_init()
137 __nrfy_internal_twim_event_enabled_clear(p_reg, mask, NRF_TWIM_EVENT_LASTRX); in nrfy_twim_int_init()
138 __nrfy_internal_twim_event_enabled_clear(p_reg, mask, NRF_TWIM_EVENT_STOPPED); in nrfy_twim_int_init()
139 __nrfy_internal_twim_event_enabled_clear(p_reg, mask, NRF_TWIM_EVENT_SUSPENDED); in nrfy_twim_int_init()
[all …]
Dnrfy_qdec.h45 uint32_t mask,
49 uint32_t mask,
54 uint32_t mask);
138 uint32_t mask, in nrfy_qdec_int_init() argument
142 __nrfy_internal_qdec_event_enabled_clear(p_reg, mask, NRF_QDEC_EVENT_SAMPLERDY); in nrfy_qdec_int_init()
143 __nrfy_internal_qdec_event_enabled_clear(p_reg, mask, NRF_QDEC_EVENT_REPORTRDY); in nrfy_qdec_int_init()
144 __nrfy_internal_qdec_event_enabled_clear(p_reg, mask, NRF_QDEC_EVENT_ACCOF); in nrfy_qdec_int_init()
146 __nrfy_internal_qdec_event_enabled_clear(p_reg, mask, NRF_QDEC_EVENT_DBLRDY); in nrfy_qdec_int_init()
149 __nrfy_internal_qdec_event_enabled_clear(p_reg, mask, NRF_QDEC_EVENT_STOPPED); in nrfy_qdec_int_init()
159 nrf_qdec_int_enable(p_reg, mask); in nrfy_qdec_int_init()
[all …]
Dnrfy_nfct.h45 uint32_t mask,
49 uint32_t mask,
54 uint32_t mask);
133 uint32_t mask, in nrfy_nfct_int_init() argument
139 __nrfy_internal_nfct_event_enabled_clear(p_reg, mask, NRF_NFCT_EVENT_READY); in nrfy_nfct_int_init()
140 __nrfy_internal_nfct_event_enabled_clear(p_reg, mask, NRF_NFCT_EVENT_FIELDDETECTED); in nrfy_nfct_int_init()
141 __nrfy_internal_nfct_event_enabled_clear(p_reg, mask, NRF_NFCT_EVENT_FIELDLOST); in nrfy_nfct_int_init()
142 __nrfy_internal_nfct_event_enabled_clear(p_reg, mask, NRF_NFCT_EVENT_TXFRAMESTART); in nrfy_nfct_int_init()
143 __nrfy_internal_nfct_event_enabled_clear(p_reg, mask, NRF_NFCT_EVENT_TXFRAMEEND); in nrfy_nfct_int_init()
144 __nrfy_internal_nfct_event_enabled_clear(p_reg, mask, NRF_NFCT_EVENT_RXFRAMESTART); in nrfy_nfct_int_init()
[all …]
Dnrfy_wdt.h45 uint32_t mask,
49 NRFY_STATIC_INLINE uint32_t __nrfy_internal_wdt_events_process(NRF_WDT_Type * p_reg, uint32_t mask);
52 uint32_t mask,
92 uint32_t mask, in nrfy_wdt_int_init() argument
96 __nrfy_internal_wdt_event_enabled_clear(p_reg, mask, NRF_WDT_EVENT_TIMEOUT); in nrfy_wdt_int_init()
104 nrf_wdt_int_enable(p_reg, mask); in nrfy_wdt_int_init()
129 NRFY_STATIC_INLINE uint32_t nrfy_wdt_events_process(NRF_WDT_Type * p_reg, uint32_t mask) in nrfy_wdt_events_process() argument
131 uint32_t evt_mask = __nrfy_internal_wdt_events_process(p_reg, mask); in nrfy_wdt_events_process()
174 NRFY_STATIC_INLINE void nrfy_wdt_int_enable(NRF_WDT_Type * p_reg, uint32_t mask) in nrfy_wdt_int_enable() argument
176 nrf_wdt_int_enable(p_reg, mask); in nrfy_wdt_int_enable()
[all …]
Dnrfy_timer.h45 uint32_t mask,
49 uint32_t mask,
54 uint32_t mask);
102 uint32_t mask, in nrfy_timer_int_init() argument
108 __nrfy_internal_timer_event_enabled_clear(p_reg, mask, nrf_timer_compare_event_get(i)); in nrfy_timer_int_init()
117 nrf_timer_int_enable(p_reg, mask); in nrfy_timer_int_init()
143 uint32_t mask) in nrfy_timer_events_process() argument
145 uint32_t evt_mask = __nrfy_internal_timer_events_process(p_reg, mask); in nrfy_timer_events_process()
213 uint32_t mask) in nrfy_timer_shorts_enable() argument
215 nrf_timer_shorts_enable(p_reg, mask); in nrfy_timer_shorts_enable()
[all …]
Dnrfy_saadc.h47 uint32_t mask,
53 uint32_t mask,
57 uint32_t mask,
115 uint32_t mask, in nrfy_saadc_int_init() argument
119 __nrfy_internal_saadc_event_enabled_clear(p_reg, mask, NRF_SAADC_EVENT_STARTED); in nrfy_saadc_int_init()
120 __nrfy_internal_saadc_event_enabled_clear(p_reg, mask, NRF_SAADC_EVENT_END); in nrfy_saadc_int_init()
121 __nrfy_internal_saadc_event_enabled_clear(p_reg, mask, NRF_SAADC_EVENT_DONE); in nrfy_saadc_int_init()
122 __nrfy_internal_saadc_event_enabled_clear(p_reg, mask, NRF_SAADC_EVENT_RESULTDONE); in nrfy_saadc_int_init()
123 __nrfy_internal_saadc_event_enabled_clear(p_reg, mask, NRF_SAADC_EVENT_CALIBRATEDONE); in nrfy_saadc_int_init()
124 __nrfy_internal_saadc_event_enabled_clear(p_reg, mask, NRF_SAADC_EVENT_STOPPED); in nrfy_saadc_int_init()
[all …]
Dnrfy_gpiote.h45 uint32_t mask,
49 uint32_t mask,
54 uint32_t mask);
79 uint32_t mask, in nrfy_gpiote_int_init() argument
85 __nrfy_internal_gpiote_event_enabled_clear(p_reg, mask, nrf_gpiote_in_event_get(i)); in nrfy_gpiote_int_init()
88 __nrfy_internal_gpiote_event_enabled_clear(p_reg, mask, NRF_GPIOTE_EVENT_PORT); in nrfy_gpiote_int_init()
99 nrf_gpiote_int_enable(p_reg, mask); in nrfy_gpiote_int_init()
114 uint32_t mask) in nrfy_gpiote_events_process() argument
116 uint32_t evt_mask = __nrfy_internal_gpiote_events_process(p_reg, mask); in nrfy_gpiote_events_process()
160 NRFY_STATIC_INLINE void nrfy_gpiote_int_enable(NRF_GPIOTE_Type * p_reg, uint32_t mask) in nrfy_gpiote_int_enable() argument
[all …]
Dnrfy_pdm.h47 uint32_t mask,
52 uint32_t mask,
56 uint32_t mask,
141 uint32_t mask, in nrfy_pdm_int_init() argument
145 __nrfy_internal_pdm_event_enabled_clear(p_reg, mask, NRF_PDM_EVENT_STARTED); in nrfy_pdm_int_init()
146 __nrfy_internal_pdm_event_enabled_clear(p_reg, mask, NRF_PDM_EVENT_END); in nrfy_pdm_int_init()
147 __nrfy_internal_pdm_event_enabled_clear(p_reg, mask, NRF_PDM_EVENT_STOPPED); in nrfy_pdm_int_init()
154 nrf_pdm_int_enable(p_reg, mask); in nrfy_pdm_int_init()
182 uint32_t mask, in nrfy_pdm_events_process() argument
185 uint32_t evt_mask = __nrfy_internal_pdm_events_process(p_reg, mask, p_buffer); in nrfy_pdm_events_process()
[all …]
Dnrfy_i2s.h47 uint32_t mask,
52 uint32_t mask,
56 uint32_t mask,
131 uint32_t mask, in nrfy_i2s_int_init() argument
135 __nrfy_internal_i2s_event_enabled_clear(p_reg, mask, NRF_I2S_EVENT_RXPTRUPD); in nrfy_i2s_int_init()
136 __nrfy_internal_i2s_event_enabled_clear(p_reg, mask, NRF_I2S_EVENT_TXPTRUPD); in nrfy_i2s_int_init()
137 __nrfy_internal_i2s_event_enabled_clear(p_reg, mask, NRF_I2S_EVENT_STOPPED); in nrfy_i2s_int_init()
139 __nrfy_internal_i2s_event_enabled_clear(p_reg, mask, NRF_I2S_EVENT_FRAMESTART); in nrfy_i2s_int_init()
148 nrf_i2s_int_enable(p_reg, mask); in nrfy_i2s_int_init()
177 uint32_t mask, in nrfy_i2s_events_process() argument
[all …]
Dnrfy_spim.h47 uint32_t mask,
53 uint32_t mask,
57 uint32_t mask,
264 uint32_t mask, in nrfy_spim_int_init() argument
268 __nrfy_internal_spim_event_enabled_clear(p_reg, mask, NRF_SPIM_EVENT_STOPPED); in nrfy_spim_int_init()
269 __nrfy_internal_spim_event_enabled_clear(p_reg, mask, NRF_SPIM_EVENT_ENDRX); in nrfy_spim_int_init()
270 __nrfy_internal_spim_event_enabled_clear(p_reg, mask, NRF_SPIM_EVENT_END); in nrfy_spim_int_init()
271 __nrfy_internal_spim_event_enabled_clear(p_reg, mask, NRF_SPIM_EVENT_ENDTX); in nrfy_spim_int_init()
272 __nrfy_internal_spim_event_enabled_clear(p_reg, mask, NRF_SPIM_EVENT_STARTED); in nrfy_spim_int_init()
279 nrf_spim_int_enable(p_reg, mask); in nrfy_spim_int_init()
[all …]
Dnrfy_temp.h68 uint32_t mask, in nrfy_temp_int_init() argument
72 (void)mask; in nrfy_temp_int_init()
97 NRF_STATIC_INLINE void nrfy_temp_int_enable(NRF_TEMP_Type * p_reg, uint32_t mask) in nrfy_temp_int_enable() argument
99 nrf_temp_int_enable(p_reg, mask); in nrfy_temp_int_enable()
104 NRF_STATIC_INLINE void nrfy_temp_int_disable(NRF_TEMP_Type * p_reg, uint32_t mask) in nrfy_temp_int_disable() argument
106 nrf_temp_int_disable(p_reg, mask); in nrfy_temp_int_disable()
111 NRF_STATIC_INLINE uint32_t nrfy_temp_int_enable_check(NRF_TEMP_Type const * p_reg, uint32_t mask) in nrfy_temp_int_enable_check() argument
114 uint32_t check = nrf_temp_int_enable_check(p_reg, mask); in nrfy_temp_int_enable_check()
/hal_nordic-3.5.0/nrfx/hal/
Dnrf_usbreg.h101 NRF_STATIC_INLINE void nrf_usbreg_int_enable(NRF_USBREG_Type * p_reg, uint32_t mask);
109 NRF_STATIC_INLINE void nrf_usbreg_int_disable(NRF_USBREG_Type * p_reg, uint32_t mask);
120 uint32_t mask);
146 NRF_STATIC_INLINE void nrf_usbreg_int_enable(NRF_USBREG_Type * p_reg, uint32_t mask) in nrf_usbreg_int_enable() argument
148 p_reg->INTENSET = mask; in nrf_usbreg_int_enable()
151 NRF_STATIC_INLINE void nrf_usbreg_int_disable(NRF_USBREG_Type * p_reg, uint32_t mask) in nrf_usbreg_int_disable() argument
153 p_reg->INTENCLR = mask; in nrf_usbreg_int_disable()
157 uint32_t mask) in nrf_usbreg_int_enable_check() argument
159 return p_reg->INTENSET & mask; in nrf_usbreg_int_enable_check()
Dnrf_fpu.h101 NRF_STATIC_INLINE void nrf_fpu_int_enable(NRF_FPU_Type * p_reg, uint32_t mask);
109 NRF_STATIC_INLINE void nrf_fpu_int_disable(NRF_FPU_Type * p_reg, uint32_t mask);
119 NRF_STATIC_INLINE uint32_t nrf_fpu_int_enable_check(NRF_FPU_Type const * p_reg, uint32_t mask);
135 NRF_STATIC_INLINE void nrf_fpu_int_enable(NRF_FPU_Type * p_reg, uint32_t mask) in nrf_fpu_int_enable() argument
137 p_reg->INTENSET = mask; in nrf_fpu_int_enable()
140 NRF_STATIC_INLINE void nrf_fpu_int_disable(NRF_FPU_Type * p_reg, uint32_t mask) in nrf_fpu_int_disable() argument
142 p_reg->INTENCLR = mask; in nrf_fpu_int_disable()
145 NRF_STATIC_INLINE uint32_t nrf_fpu_int_enable_check(NRF_FPU_Type const * p_reg, uint32_t mask) in nrf_fpu_int_enable_check() argument
147 return p_reg->INTENSET & mask; in nrf_fpu_int_enable_check()
Dnrf_rng.h82 NRF_STATIC_INLINE void nrf_rng_int_enable(NRF_RNG_Type * p_reg, uint32_t mask);
90 NRF_STATIC_INLINE void nrf_rng_int_disable(NRF_RNG_Type * p_reg, uint32_t mask);
100 NRF_STATIC_INLINE uint32_t nrf_rng_int_enable_check(NRF_RNG_Type const * p_reg, uint32_t mask);
161 NRF_STATIC_INLINE void nrf_rng_shorts_enable(NRF_RNG_Type * p_reg, uint32_t mask);
169 NRF_STATIC_INLINE void nrf_rng_shorts_disable(NRF_RNG_Type * p_reg, uint32_t mask);
243 NRF_STATIC_INLINE void nrf_rng_int_enable(NRF_RNG_Type * p_reg, uint32_t mask) in nrf_rng_int_enable() argument
245 p_reg->INTENSET = mask; in nrf_rng_int_enable()
248 NRF_STATIC_INLINE void nrf_rng_int_disable(NRF_RNG_Type * p_reg, uint32_t mask) in nrf_rng_int_disable() argument
250 p_reg->INTENCLR = mask; in nrf_rng_int_disable()
253 NRF_STATIC_INLINE uint32_t nrf_rng_int_enable_check(NRF_RNG_Type const * p_reg, uint32_t mask) in nrf_rng_int_enable_check() argument
[all …]
Dnrf_wdt.h153 NRF_STATIC_INLINE void nrf_wdt_behaviour_set(NRF_WDT_Type * p_reg, uint32_t mask);
188 NRF_STATIC_INLINE void nrf_wdt_int_enable(NRF_WDT_Type * p_reg, uint32_t mask);
198 NRF_STATIC_INLINE uint32_t nrf_wdt_int_enable_check(NRF_WDT_Type const * p_reg, uint32_t mask);
206 NRF_STATIC_INLINE void nrf_wdt_int_disable(NRF_WDT_Type * p_reg, uint32_t mask);
215 NRF_STATIC_INLINE void nrf_wdt_nmi_int_enable(NRF_WDT_Type * p_reg, uint32_t mask);
225 NRF_STATIC_INLINE uint32_t nrf_wdt_nmi_int_enable_check(NRF_WDT_Type const * p_reg, uint32_t mask);
233 NRF_STATIC_INLINE void nrf_wdt_nmi_int_disable(NRF_WDT_Type * p_reg, uint32_t mask);
400 NRF_STATIC_INLINE void nrf_wdt_behaviour_set(NRF_WDT_Type * p_reg, uint32_t mask) in nrf_wdt_behaviour_set() argument
402 p_reg->CONFIG = mask; in nrf_wdt_behaviour_set()
421 NRF_STATIC_INLINE void nrf_wdt_int_enable(NRF_WDT_Type * p_reg, uint32_t mask) in nrf_wdt_int_enable() argument
[all …]
Dnrf_dcnf.h73 uint32_t mask);
100 uint32_t mask);
127 uint32_t mask);
152 uint32_t mask) in nrf_dcnf_peripheral_access_set() argument
154 p_reg->EXTPERI[port_idx].PROTECT = mask; in nrf_dcnf_peripheral_access_set()
167 uint32_t mask) in nrf_dcnf_ram_access_set() argument
169 p_reg->EXTRAM[port_idx].PROTECT = mask; in nrf_dcnf_ram_access_set()
182 uint32_t mask) in nrf_dcnf_code_access_set() argument
184 p_reg->EXTCODE[port_idx].PROTECT = mask; in nrf_dcnf_code_access_set()
Dnrf_twi.h184 uint32_t mask);
193 uint32_t mask);
202 uint32_t mask);
211 uint32_t mask);
221 NRF_STATIC_INLINE uint32_t nrf_twi_int_enable_check(NRF_TWI_Type const * p_reg, uint32_t mask);
318 uint32_t mask);
354 uint32_t mask) in nrf_twi_shorts_enable() argument
356 p_reg->SHORTS |= mask; in nrf_twi_shorts_enable()
360 uint32_t mask) in nrf_twi_shorts_disable() argument
362 p_reg->SHORTS &= ~(mask); in nrf_twi_shorts_disable()
[all …]
Dnrf_mwu.h139 NRF_STATIC_INLINE void nrf_mwu_int_enable(NRF_MWU_Type * p_reg, uint32_t mask);
149 NRF_STATIC_INLINE uint32_t nrf_mwu_int_enable_check(NRF_MWU_Type const * p_reg, uint32_t mask);
157 NRF_STATIC_INLINE void nrf_mwu_int_disable(NRF_MWU_Type * p_reg, uint32_t mask);
165 NRF_STATIC_INLINE void nrf_mwu_nmi_enable(NRF_MWU_Type * p_reg, uint32_t mask);
175 NRF_STATIC_INLINE uint32_t nrf_mwu_nmi_enable_check(NRF_MWU_Type const * p_reg, uint32_t mask);
183 NRF_STATIC_INLINE void nrf_mwu_nmi_disable(NRF_MWU_Type * p_reg, uint32_t mask);
301 NRF_STATIC_INLINE void nrf_mwu_int_enable(NRF_MWU_Type * p_reg, uint32_t mask) in nrf_mwu_int_enable() argument
303 p_reg->INTENSET = mask; in nrf_mwu_int_enable()
306 NRF_STATIC_INLINE uint32_t nrf_mwu_int_enable_check(NRF_MWU_Type const * p_reg, uint32_t mask) in nrf_mwu_int_enable_check() argument
308 return p_reg->INTENSET & mask; in nrf_mwu_int_enable_check()
[all …]
Dnrf_temp.h82 NRF_STATIC_INLINE void nrf_temp_int_enable(NRF_TEMP_Type * p_reg, uint32_t mask);
90 NRF_STATIC_INLINE void nrf_temp_int_disable(NRF_TEMP_Type * p_reg, uint32_t mask);
100 NRF_STATIC_INLINE uint32_t nrf_temp_int_enable_check(NRF_TEMP_Type const * p_reg, uint32_t mask);
183 NRF_STATIC_INLINE void nrf_temp_int_enable(NRF_TEMP_Type * p_reg, uint32_t mask) in nrf_temp_int_enable() argument
185 p_reg->INTENSET = mask; in nrf_temp_int_enable()
188 NRF_STATIC_INLINE void nrf_temp_int_disable(NRF_TEMP_Type * p_reg, uint32_t mask) in nrf_temp_int_disable() argument
190 p_reg->INTENCLR = mask; in nrf_temp_int_disable()
193 NRF_STATIC_INLINE uint32_t nrf_temp_int_enable_check(NRF_TEMP_Type const * p_reg, uint32_t mask) in nrf_temp_int_enable_check() argument
195 return p_reg->INTENSET & mask; in nrf_temp_int_enable_check()
Dnrf_rtc.h150 NRF_STATIC_INLINE void nrf_rtc_int_enable(NRF_RTC_Type * p_reg, uint32_t mask);
158 NRF_STATIC_INLINE void nrf_rtc_int_disable(NRF_RTC_Type * p_reg, uint32_t mask);
168 NRF_STATIC_INLINE uint32_t nrf_rtc_int_enable_check(NRF_RTC_Type const * p_reg, uint32_t mask);
308 NRF_STATIC_INLINE void nrf_rtc_event_enable(NRF_RTC_Type * p_reg, uint32_t mask);
316 NRF_STATIC_INLINE void nrf_rtc_event_disable(NRF_RTC_Type * p_reg, uint32_t mask);
339 NRF_STATIC_INLINE void nrf_rtc_int_enable(NRF_RTC_Type * p_reg, uint32_t mask) in nrf_rtc_int_enable() argument
341 p_reg->INTENSET = mask; in nrf_rtc_int_enable()
344 NRF_STATIC_INLINE void nrf_rtc_int_disable(NRF_RTC_Type * p_reg, uint32_t mask) in nrf_rtc_int_disable() argument
346 p_reg->INTENCLR = mask; in nrf_rtc_int_disable()
349 NRF_STATIC_INLINE uint32_t nrf_rtc_int_enable_check(NRF_RTC_Type const * p_reg, uint32_t mask) in nrf_rtc_int_enable_check() argument
[all …]

123