Home
last modified time | relevance | path

Searched refs:training_status (Results 1 – 3 of 3) sorted by relevance

/hal_microchip-latest/mpfs/mpfs_hal/common/nwc/
Dmss_ddr_debug.c574 CFG_DDR_SGMII_PHY->training_status.training_status); in tip_register_status()
Dmss_ddr.c1701 if(CFG_DDR_SGMII_PHY->training_status.training_status & BCLK_SCLK_BIT) in ddr_setup()
1718 else if(CFG_DDR_SGMII_PHY->training_status.training_status & ADDCMD_BIT) in ddr_setup()
1747 else if(CFG_DDR_SGMII_PHY->training_status.training_status & WRLVL_BIT) in ddr_setup()
1763 else if(CFG_DDR_SGMII_PHY->training_status.training_status & RDGATE_BIT) in ddr_setup()
1779 else if(CFG_DDR_SGMII_PHY->training_status.training_status & DQ_DQS_BIT) in ddr_setup()
Dmss_ddr_sgmii_phy_defs.h3498 __I uint32_t training_status; member
4617 …__I CFG_DDR_SGMII_PHY_training_status_TypeDef training_status; … member