Home
last modified time | relevance | path

Searched refs:inc (Results 1 – 9 of 9) sorted by relevance

/hal_microchip-latest/mpfs/mpfs_hal/common/
Dmss_l2_cache.c77 uint32_t inc; in config_l2_cache() local
79 for(inc = 0; inc < LIBERO_SETTING_NUM_SCRATCH_PAD_WAYS; ++inc) in config_l2_cache()
81 scratchpad_ways_mask |= (seed_ways_mask >> inc) ; in config_l2_cache()
141 for(inc = 0; inc < (WAY_BYTE_LENGTH / CACHE_BLOCK_BYTE_LENGTH); ++inc) in config_l2_cache()
143 *p_scratchpad = g_init_marker + inc; in config_l2_cache()
214 uint32_t inc;
231 for(inc = 0; inc < way_enable; ++inc)
234 if(inc < nways)
282 for(inc = 0; inc < (WAY_BYTE_LENGTH / CACHE_BLOCK_BYTE_LENGTH); ++inc)
284 *p_scratchpad = g_init_marker + inc;
Dmss_plic.h718 uint32_t inc; in PLIC_init() local
725 for(inc = 0UL; inc < PLIC_SET_UP_REGISTERS; inc++) in PLIC_init()
727 PLIC->HART0_MMODE_ENA[inc] = 0U; in PLIC_init()
740 for(inc = 0UL; inc < PLIC_SET_UP_REGISTERS; inc++) in PLIC_init()
742 PLIC->HART1_MMODE_ENA[inc] = 0U; in PLIC_init()
743 PLIC->HART1_SMODE_ENA[inc] = 0U; in PLIC_init()
751 for(inc = 0UL; inc < PLIC_SET_UP_REGISTERS; inc++) in PLIC_init()
753 PLIC->HART2_MMODE_ENA[inc] = 0U; in PLIC_init()
754 PLIC->HART2_SMODE_ENA[inc] = 0U; in PLIC_init()
762 for(inc = 0UL; inc < PLIC_SET_UP_REGISTERS; inc++) in PLIC_init()
[all …]
Datomic.h45 # define atomic_or(ptr, inc) __sync_fetch_and_or(ptr, inc) argument
47 #define atomic_binop(ptr, inc, op) ({ \
53 #define atomic_or(ptr, inc) atomic_binop(ptr, inc, res | (inc))
Dmss_util.c167 int inc; in display_address_of_interest() local
170 for (inc = 0U; inc < nb_locations; ++inc) { in display_address_of_interest()
/hal_microchip-latest/mpfs/drivers/mss/mss_ethernet_mac/
Dvsc8541_phy.c243 uint32_t inc; in MSS_MAC_VSC8541_phy_set_link_speed() local
258 for(inc = 0U; inc < 4U; ++inc) in MSS_MAC_VSC8541_phy_set_link_speed()
264 phy_reg |= mii_advertise_bits[inc]; in MSS_MAC_VSC8541_phy_set_link_speed()
Dti_dp83867_phy.c98 uint32_t inc; in MSS_MAC_DP83867_phy_set_link_speed() local
117 for(inc = 0U; inc < 4U; ++inc) in MSS_MAC_DP83867_phy_set_link_speed()
123 phy_reg |= mii_advertise_bits[inc]; in MSS_MAC_DP83867_phy_set_link_speed()
Dvsc8662_phy.c448 uint32_t inc; in MSS_MAC_VSC8662_phy_set_link_speed() local
463 for(inc = 0U; inc < 4U; ++inc) in MSS_MAC_VSC8662_phy_set_link_speed()
469 phy_reg |= mii_advertise_bits[inc]; in MSS_MAC_VSC8662_phy_set_link_speed()
Dvsc8575_phy.c648 uint32_t inc; in MSS_MAC_VSC8575_phy_set_link_speed() local
662 for(inc = 0U; inc < 4U; ++inc) in MSS_MAC_VSC8575_phy_set_link_speed()
668 phy_reg |= mii_advertise_bits[inc]; in MSS_MAC_VSC8575_phy_set_link_speed()
Dmss_ethernet_mac.c5174 int32_t inc; in tx_desc_ring_init() local
5183 for(inc = 0; inc < MSS_MAC_TX_RING_SIZE; ++inc) in tx_desc_ring_init()
5185 this_mac->queue[queue_no].tx_desc_tab[inc].addr_low = 0U; in tx_desc_ring_init()
5187 this_mac->queue[queue_no].tx_desc_tab[inc].addr_high = 0U; in tx_desc_ring_init()
5189 this_mac->queue[queue_no].tx_desc_tab[inc].status = GEM_TX_DMA_USED; in tx_desc_ring_init()
5192 inc--; /* Step back to last buffer descriptor and mark as end of list */ in tx_desc_ring_init()
5193 this_mac->queue[queue_no].tx_desc_tab[inc].status |= GEM_TX_DMA_WRAP; in tx_desc_ring_init()
5203 uint32_t inc; in rx_desc_ring_init() local
5213 for(inc = 0U; inc < MSS_MAC_RX_RING_SIZE; ++inc) in rx_desc_ring_init()
5215 …this_mac->queue[queue_no].rx_desc_tab[inc].addr_low = 0U; /* Mark buffers as used for now in case … in rx_desc_ring_init()
[all …]