Home
last modified time | relevance | path

Searched refs:id (Results 1 – 10 of 10) sorted by relevance

/hal_microchip-latest/mec/mec1501/component/
Duart.h227 #define MCHP_UART_TXB_WO_ID(id) \ argument
228 REG8(MCHP_UART_BASE_ADDR(id) + MCHP_UART_RTXB_OFS)
229 #define MCHP_UART_RXB_RO_ID(id) \ argument
230 REG8(MCHP_UART_BASE_ADDR(id) + MCHP_UART_RTXB_OFS)
231 #define MCHP_UART_BRGD_LSB_ID(id) \ argument
232 REG8(MCHP_UART_BASE_ADDR(id) + MCHP_UART_BRGD_LSB_OFS)
233 #define MCHP_UART_BRGD_MSB_ID(id) \ argument
234 REG8(MCHP_UART_BASE_ADDR(id) + MCHP_UART_BRGD_MSB_OFS)
235 #define MCHP_UART_FCR_WO_ID(id) \ argument
236 REG8(MCHP_UART_BASE_ADDR(id) + MCHP_UART_FCR_OFS)
[all …]
Dqmspi.h380 #define MCHP_QMSPI_DESCR(id) REG32(MCHP_QMSPI_DESCR_ADDR(id)) argument
382 #define MCHP_QMSPI_DESCR_NUNITS(id, nu) MCHP_QMSPI_DESCR(id) = \ argument
383 ((MCHP_QMSPI_DESCR(id) & ~(MCHP_QMSPI_C_XFR_NUNITS_MASK)) +\
/hal_microchip-latest/mpfs/mpfs_hal/common/
Dmss_mtrap.h83 #define OTHER_HLS(id) ((hls_t*)((void *)HLS() + RISCV_PGSIZE * ((id) - read_const_csr(mhartid)))) argument
Dmss_mpu.h106 __IO uint64_t id : 4; member
/hal_microchip-latest/mpfs/drivers/mss/mss_can/
Dmss_can.c277 uint32_t id, in MSS_CAN_get_msg_filter_mask() argument
284 id <<= 3u; in MSS_CAN_get_msg_filter_mask()
288 id <<= 21; in MSS_CAN_get_msg_filter_mask()
291 id |= (0x3FFFF << 3u); in MSS_CAN_get_msg_filter_mask()
293 id |= ((uint32_t)(ide << 2u) | (uint32_t)(rtr << 1u)); in MSS_CAN_get_msg_filter_mask()
295 return (id); in MSS_CAN_get_msg_filter_mask()
Dmss_can.h1344 uint32_t id,
/hal_microchip-latest/mec5/drivers/
Dmec_espi_core.h275 int mec_hal_espi_cap_set(struct mec_espi_io_regs *iobase, enum mec_espi_cap_id id, uint32_t cfg);
276 uint32_t mec_hal_espi_cap_get(struct mec_espi_io_regs *iobase, enum mec_espi_cap_id id);
Dmec_espi.c697 int mec_hal_espi_cap_set(struct mec_espi_io_regs *iobase, enum mec_espi_cap_id id, uint32_t cfg) in mec_hal_espi_cap_set() argument
703 switch (id) { in mec_hal_espi_cap_set()
726 uint32_t mec_hal_espi_cap_get(struct mec_espi_io_regs *iobase, enum mec_espi_cap_id id) in mec_hal_espi_cap_get() argument
730 switch (id) { in mec_hal_espi_cap_get()
/hal_microchip-latest/mpfs/drivers/mss/mss_mmc/
Dmss_mmc_regs.h1010 static inline uint16_t CQ_DESC_SET_CONTEXT_ID(uint16_t id) in CQ_DESC_SET_CONTEXT_ID() argument
1012 return ((id & 0xFU) << 7); in CQ_DESC_SET_CONTEXT_ID()
/hal_microchip-latest/mpfs/mpfs_hal/startup_gcc/
Dmss_entry.S132 # get core id
177 # get core id