Home
last modified time | relevance | path

Searched refs:clk_div (Results 1 – 6 of 6) sorted by relevance

/hal_microchip-latest/mec5/drivers/
Dmec_pcr.c167 int mec_hal_pcr_cpu_clock_divider_set(enum mec_pcr_cpu_clk_div clk_div) in mec_hal_pcr_cpu_clock_divider_set() argument
169 if (!clk_div) { in mec_hal_pcr_cpu_clock_divider_set()
173 set_pcr_cpu_clk_div((uint32_t)clk_div); in mec_hal_pcr_cpu_clock_divider_set()
Dmec_pcr_api.h157 int mec_hal_pcr_cpu_clock_divider_set(enum mec_pcr_cpu_clk_div clk_div);
/hal_microchip-latest/mpfs/drivers/mss/mss_qspi/
Dmss_qspi.h355 mss_qspi_clk_div clk_div; member
Dmss_qspi.c53 (uint32_t)(config->clk_div << CTRL_CLKRATE) | in MSS_QSPI_configure()
78 config->clk_div = (mss_qspi_clk_div)((reg & CTRL_CLKRATE_MASK) in MSS_QSPI_get_config()
/hal_microchip-latest/mpfs/drivers/mss/mss_spi/
Dmss_spi.c240 uint32_t clk_div, in MSS_SPI_configure_master_mode() argument
251 ASSERT(clk_div >= 2u); in MSS_SPI_configure_master_mode()
252 ASSERT(clk_div <= 512u); in MSS_SPI_configure_master_mode()
253 ASSERT(0u == (clk_div & 0x00000001U)); in MSS_SPI_configure_master_mode()
299 clk_gen = (clk_div / 2u) - (uint32_t)1u; in MSS_SPI_configure_master_mode()
Dmss_spi.h652 uint32_t clk_div,